
STM32F410x8 and STM32F410xB device limitations

Silicon identification

This errata sheet applies to STMicroelectronics STM32F410x8 and STM32F410xB microcontrollers.

The STM32F410x8 and STM32F410xB devices feature an ARM® 32-bit Cortex®-M4 core with FPU, for which an errata notice is also available (see [Section 1](#) for details).

The full list of part numbers is shown in [Table 2](#). The products are identifiable as shown in [Table 1](#):

- by the revision code marked below the order code on the device package
- by the last three digits of the Internal order code printed on the box label

Table 1. Device identification⁽¹⁾

Order code	Revision code marked on device ⁽²⁾
STM32F410x8, STM32F410xB	"A"

1. The REV_ID bits in the DBGMCU_IDCODE register show the revision code of the device (see the RM0383 STM32F411xx reference manual for details on how to find the revision code).

2. Refer to datasheet for the device marking.

Table 2. Device summary

Reference	Part number
STM32F410x8	STM32F410T8, STM32F410C8, STM32F410R8
STM32F410xB	STM32F410TB, STM32F410CB, STM32F410RB

Contents

1	ARM 32-bit Cortex-M4 with FPU limitations	5
1.1	Cortex-M4 interrupted loads to stack pointer can cause erroneous behavior	5
1.2	VDIV or VSQRT instructions might not complete correctly when very short ISRs are used	6
2	STM32F410x8 and STM32F410xB silicon limitations	7
2.1	System limitations	8
2.1.1	Debugging Stop mode and system tick timer	8
2.1.2	Debugging Stop mode with WFE entry	8
2.1.3	Wakeup sequence from Standby mode when using more than one wakeup source	9
2.1.4	Full JTAG configuration without NJTRST pin cannot be used	9
2.1.5	MPU attribute to RTC and IWDG registers could be managed incorrectly	10
2.1.6	Delay after an RCC peripheral clock enabling	10
2.1.7	In some specific cases, DMA2 data corruption occurs when managing AHB and APB2 peripherals in a concurrent way	10
2.2	IWDG peripheral limitation	11
2.2.1	RVU and PVU flags are not reset in STOP mode	11
2.3	I2C peripheral limitations	11
2.3.1	SMBus standard not fully supported	11
2.3.2	Start cannot be generated after a misplaced Stop	12
2.3.3	Mismatch on the “Setup time for a repeated Start condition” timing parameter	12
2.3.4	Data valid time ($t_{VD;DAT}$) violated without the OVR flag being set	12
2.3.5	Both SDA and SCL maximum rise time (t_r) violated when VDD_I2C bus higher than $((VDD+0.3) / 0.7)$ V	13
2.4	FMPI2C peripheral limitations	13
2.4.1	Wrong data sampling when data set-up time ($t_{SU;DAT}$) is smaller than one FMPI2CCLK period	13
2.5	SPI/I2S peripheral limitation	14
2.5.1	Wrong CRC calculation when the polynomial is even.	14
2.5.2	BSY bit may stay high at the end of a data transfer in Slave mode	14
2.5.3	Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedback	15

2.6	USART peripheral limitations	15
2.6.1	Idle frame is not detected if receiver clock speed is deviated	15
2.6.2	In full duplex mode, the Parity Error (PE) flag can be cleared by writing to the data register	16
2.6.3	Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection	16
2.6.4	Break frame is transmitted regardless of nCTS input line status	16
2.6.5	nRTS signal abnormally driven low after a protocol violation	16
2.6.6	nRTS is active while RE or UE = 0	17
2.6.7	Start bit detected too soon when sampling for NACK signal from the smartcard	17
2.6.8	Break request can prevent the Transmission Complete flag (TC) from being set	18
2.6.9	Guard time is not respected when data are sent on TXE events	18
2.7	ADC peripheral limitations	18
2.7.1	ADC sequencer modification during conversion	18
2.8	DAC peripheral limitation	19
2.8.1	DMA underrun flag management	19
2.8.2	DMA request not automatically cleared by DMAEN=0	19
3	Revision history	20

List of tables

Table 1. Device identification 1

Table 2. Device summary 1

Table 3. Cortex-M4 core limitations and impact on microcontroller behavior 5

Table 4. Summary of silicon limitations 7

Table 5. Maximum allowable APB frequency at 30 pF load 15

Table 6. Document revision history 20



1 ARM 32-bit Cortex-M4 with FPU limitations

An errata notice of the STM32F410x8 and STM32F410xB core is available from <http://infocenter.arm.com>.

All the described limitations are minor and related to the revision r0p1-v1 of the Cortex-M4 core. [Table 3](#) summarizes these limitations and their implications on the behavior of STM32F410x8 and STM32F410xB devices.

Table 3. Cortex-M4 core limitations and impact on microcontroller behavior

ARM ID	ARM category	ARM summary of errata	Impact on STM32F410x8 and STM32F410xB
752770	Cat B	Interrupted loads to SP can cause erroneous behavior	Minor
776924	Cat B	VDIV or VSQRT instructions might not complete correctly when very short ISRs are used	Minor

1.1 Cortex-M4 interrupted loads to stack pointer can cause erroneous behavior

Description

An interrupt occurring during the data-phase of a single word load to the stack pointer (SP/R13) can cause an erroneous behavior of the device. In addition, returning from the interrupt results in the load instruction being executed an additional time.

For all the instructions performing an update of the base register, the base register is erroneously updated on each execution, resulting in the stack pointer being loaded from an incorrect memory location.

The instructions affected by this limitation are the following:

- LDR SP, [Rn],#imm
- LDR SP, [Rn,#imm]!
- LDR SP, [Rn,#imm]
- LDR SP, [Rn]
- LDR SP, [Rn,Rm]

Workaround

As of today, no compiler generates these particular instructions. This limitation can only occur with hand-written assembly code.

Both limitations can be solved by replacing the direct load to the stack pointer by an intermediate load to a general-purpose register followed by a move to the stack pointer.

Example:

Replace LDR SP, [R0] by

```
LDR R2,[R0]
```

```
MOV SP,R2
```

1.2 VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

Description

On Cortex-M4 with FPU core, 14 cycles are required to execute a VDIV or VSQRT instruction.

This limitation is present when the following conditions are met:

- A VDIV or VSQRT is executed
- The destination register for VDIV or VSQRT is one of s0 - s15
- An interrupt occurs and is taken
- The ISR being executed does not contain a floating point instruction
- 14 cycles after the VDIV or VSQRT is executed, an interrupt return is executed

In this case, if there are only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction does not complete correctly and the register bank and FPSCR are not updated, meaning that these registers hold incorrect out-of-date data.

Workaround

Two workarounds are applicable:

- Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE00EF34).
- Ensure that every ISR contains more than 2 instructions in addition to the exception return instruction.

2 STM32F410x8 and STM32F410xB silicon limitations

[Table 4](#) gives quick references to all documented limitations.

Legend for [Table 4](#): A = workaround available; N = no workaround available; P = partial workaround available, '-' and grayed = fixed.

Table 4. Summary of silicon limitations

Links to silicon limitations		Revision A
Section 2.1: System limitations	Section 2.1.1: Debugging Stop mode and system tick timer	A
	Section 2.1.2: Debugging Stop mode with WFE entry	A
	Section 2.1.3: Wakeup sequence from Standby mode when using more than one wakeup source	A
	Section 2.1.4: Full JTAG configuration without NJTRST pin cannot be used	A
	Section 2.1.5: MPU attribute to RTC and IWDG registers could be managed incorrectly	A
	Section 2.1.6: Delay after an RCC peripheral clock enabling	A
	Section 2.1.7: In some specific cases, DMA2 data corruption occurs when managing AHB and APB2 peripherals in a concurrent way	A
Section 2.2: IWDG peripheral limitation	Section 2.2.1: RVU and PVU flags are not reset in STOP mode	A
Section 2.3: I2C peripheral limitations	Section 2.3.1: SMBus standard not fully supported	A
	Section 2.3.2: Start cannot be generated after a misplaced Stop	A
	Section 2.3.3: Mismatch on the "Setup time for a repeated Start condition" timing parameter	A
	Section 2.3.4: Data valid time (tVD;DAT) violated without the OVR flag being set	A
	Section 2.3.5: Both SDA and SCL maximum rise time (tr) violated when VDD_I2C bus higher than ((VDD+0.3) / 0.7) V	A
Section 2.4: FMPI2C peripheral limitations	Section 2.4.1: Wrong data sampling when data set-up time (tSU;DAT) is smaller than one FMPI2CCCLK period	A
Section 2.5: SPI/I2S peripheral limitation	Section 2.5.1: Wrong CRC calculation when the polynomial is even.	A
	Section 2.5.2: BSY bit may stay high at the end of a data transfer in Slave mode	A
	Section 2.5.3: Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedback	A

Table 4. Summary of silicon limitations (continued)

Links to silicon limitations		Revision A
Section 2.6: USART peripheral limitations	Section 2.6.1: Idle frame is not detected if receiver clock speed is deviated	N
	Section 2.6.2: In full duplex mode, the Parity Error (PE) flag can be cleared by writing to the data register	A
	Section 2.6.3: Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection	N
	Section 2.6.4: Break frame is transmitted regardless of nCTS input line status	N
	Section 2.6.5: nRTS signal abnormally driven low after a protocol violation	A
	Section 2.6.6: nRTS is active while RE or UE = 0	A
	Section 2.6.7: Start bit detected too soon when sampling for NACK signal from the smartcard	A
	Section 2.6.8: Break request can prevent the Transmission Complete flag (TC) from being set	A
	Section 2.6.9: Guard time is not respected when data are sent on TXE events	A
Section 2.7: ADC peripheral limitations	Section 2.7.1: ADC sequencer modification during conversion	A
Section 2.8: DAC peripheral limitation	Section 2.8.1: DMA underrun flag management	A
	Section 2.8.2: DMA request not automatically cleared by DMAEN=0	A

2.1 System limitations

2.1.1 Debugging Stop mode and system tick timer

Description

If the system tick timer interrupt is enabled during the Stop mode debug (DBG_STOP bit set in the DBGMCU_CR register), it will wake up the system from Stop mode.

Workaround

To debug the Stop mode, disable the system tick timer interrupt.

2.1.2 Debugging Stop mode with WFE entry

Description

When the Stop debug mode is enabled (DBG_STOP bit set in the DBGMCU_CR register), this allows software debugging during Stop mode.

However, if the application software uses the WFE instruction to enter Stop mode, after wakeup some instructions could be missed if the WFE is followed by sequential instructions. This affects only Stop debug mode with WFE entry.

Workaround

To debug Stop mode with WFE entry, the WFE instruction must be inside a dedicated function with 1 instruction (NOP) between the execution of the WFE and the Bx LR.

Example:

```
__asm void _WFE(void) {  
    WFE  
    NOP  
    BX LR }  
}
```

2.1.3 Wakeup sequence from Standby mode when using more than one wakeup source

Description

The various wakeup sources are logically OR-ed in front of the rising-edge detector which generates the wakeup flag (WUF). The WUF needs to be cleared prior to Standby mode entry, otherwise the MCU wakes up immediately.

If one of the configured wakeup sources is kept high during the clearing of the WUF (by setting the CWUF bit), it may mask further wakeup events on the input of the edge detector. As a consequence, the MCU might not be able to wake up from Standby mode.

Workaround

To avoid this problem, the following sequence should be applied before entering Standby mode:

- Disable all used wakeup sources,
- Clear all related wakeup flags,
- Re-enable all used wakeup sources,
- Enter Standby mode

Note: Be aware that, when applying this workaround, if one of the wakeup sources is still kept high, the MCU enters Standby mode but then it wakes up immediately generating a power reset.

2.1.4 Full JTAG configuration without NJTRST pin cannot be used

Description

When using the JTAG debug port in debug mode, the connection with the debugger is lost if the NJTRST pin (PB4) is used as a GPIO. Only the 4-wire JTAG port configuration is impacted.

Workaround

Use the SWD debug port instead of the full 4-wire JTAG port.

2.1.5 MPU attribute to RTC and IWDG registers could be managed incorrectly

Description

If the MPU is used and the non bufferable attribute is set to the RTC or IWDG memory map region, the CPU access to the RTC or IWDG registers could be treated as bufferable, provided that there is no APB prescaler configured (AHB/APB prescaler is equal to 1).

Workaround

If the non bufferable attribute is required for these registers, the software could perform a read after the write to guaranty the completion of the write access.

2.1.6 Delay after an RCC peripheral clock enabling

Description

A delay between an RCC peripheral clock enable and the effective peripheral enabling should be taken into account in order to manage the peripheral read/write to registers.

This delay depends on the peripheral mapping:

- If the peripheral is mapped on AHB: the delay should be equal to 2 AHB clock cycles after the clock enable bit is set in the hardware register.
- If the peripheral is mapped on APB: the delay should be equal to 2 APB clock cycles after the clock enable bit is set in the hardware register.

Workarounds

1. Enable the peripheral clock some time before the peripheral read/write register is required.
2. For AHB peripheral, insert two dummy read operations to the peripheral register.
3. For APB peripheral, insert a dummy read operations to the peripheral register.

2.1.7 In some specific cases, DMA2 data corruption occurs when managing AHB and APB2 peripherals in a concurrent way

Description

When the DMA2 is managing concurrent requests of AHB and APB2 peripherals, the transfer on the AHB could be performed several times.

The impacted peripheral is:

- **GPIO:** specifically the DMA2 transfers to the GPIO registers (in memory-to-peripheral transfer mode). The transfers from the GPIOs register are not impacted.

The data corruption is due to multiple DMA2 accesses over the AHP peripheral port, impacting peripherals embedding a FIFO.

For transfers to the internal SRAM through the DMA2 AHB peripheral port, the accesses could be performed several times, but without data corruptions in cases of concurrent requests.

Workaround

The DMA2 AHB memory port must be used when writing to the GPIOs instead of DMA2 AHB default peripheral port.

For more details on the DMA controller feature, refer to the section “Take benefits of DMA2 controller and system architecture flexibility” of the application note *Using the STM32F2, STM32F4 and STM32F7 Series DMA controller* (AN4031) available at ST Microelectronics website.

2.2 IWDG peripheral limitation

2.2.1 RVU and PVU flags are not reset in STOP mode

Description

The RVU and PVU flags of the IWDG_SR register are set by hardware after a write access to the IWDG_RLR and the IWDG_PR registers, respectively. If the Stop mode is entered immediately after the write access, the RVU and PVU flags are not reset by hardware.

Before performing a second write operation to the IWDG_RLR or the IWDG_PR register, the application software must wait for the RVU or PVU flag to be reset. However, since the RVU/PVU bit is not reset after exiting the Stop mode, the software goes into an infinite loop and the independent watchdog (IWDG) generates a reset after the programmed timeout period.

Workaround

Wait until the RVU or PVU flag of the IWDG_SR register is reset before entering the Stop mode.

2.3 I2C peripheral limitations

2.3.1 SMBus standard not fully supported

Description

The I²C peripheral is not fully compliant with the SMBus v2.0 standard since It does not support the capability to NACK an invalid byte/command.

Workarounds

A higher-level mechanism should be used to verify that a write operation is being performed correctly at the target device, such as:

1. using the SMBAL pin if supported by the host
2. the alert response address (ARA) protocol
3. the Host notify protocol

2.3.2 Start cannot be generated after a misplaced Stop

Description

If a master generates a misplaced Stop on the bus (bus error), the peripheral cannot generate a Start anymore.

Workaround

In the I²C standard, it is allowed to send a Stop only at the end of the full byte (8 bits + acknowledge), so this scenario is not allowed. Other derived protocols like CBUS allow it, but they are not supported by the I²C peripheral.

A software workaround consists in asserting the software reset using the SWRST bit in the I2C_CR1 control register.

2.3.3 Mismatch on the “Setup time for a repeated Start condition” timing parameter

Description

In case of a repeated Start, the “Setup time for a repeated Start condition” (named $t_{SU:STA}$ in the I²C specification) can be slightly violated when the I²C operates in Master Standard mode at a frequency between 88 kHz and 100 kHz.

The limitation can occur only in the following configuration:

- in Master mode
- in Standard mode at a frequency between 88 kHz and 100 kHz (no limitation in Fast-mode)
- SCL rise time:
 - If the slave does not stretch the clock and the SCL rise time is more than 300 ns (if the SCL rise time is less than 300 ns, the limitation cannot occur)
 - If the slave stretches the clock

The setup time can be violated independently of the APB peripheral frequency.

Workaround

Reduce the frequency down to 88 kHz or use the I²C Fast-mode, if supported by the slave.

2.3.4 Data valid time ($t_{VD;DAT}$) violated without the OVR flag being set

Description

The data valid time ($t_{VD;DAT}$, $t_{VD;ACK}$) described by the I²C standard can be violated (as well as the maximum data hold time of the current data ($t_{HD;DAT}$)) under the conditions described below. This violation cannot be detected because the OVR flag is not set (no transmit buffer underrun is detected).

This limitation can occur only under the following conditions:

- in Slave transmit mode
- with clock stretching disabled (NOSTRETCH=1)
- if the software is late to write the DR data register, but not late enough to set the OVR flag (the data register is written before)

Workaround

If the master device allows it, use the clock stretching mechanism by programming the bit NOSTRETCH=0 in the I2C_CR1 register.

If the master device does not allow it, ensure that the software is fast enough when polling the TXE or ADDR flag to immediately write to the DR data register. For instance, use an interrupt on the TXE or ADDR flag and boost its priority to the higher level.

2.3.5 Both SDA and SCL maximum rise time (t_r) violated when VDD_I2C bus higher than $((V_{DD}+0.3) / 0.7)$ V

Description

When an external legacy I²C bus voltage (VDD_I2C) is set to 5 V while the MCU is powered from V_{DD}, the internal 5-Volt tolerant circuitry is activated as soon the input voltage (V_{IN}) reaches the V_{DD} + diode threshold level. An additional internal large capacitance then prevents the external pull-up resistor (R_P) from rising the SDA and SCL signals within the maximum timing (t_r) which is 300 ns in fast mode and 1000 ns in Standard mode.

The rise time (t_r) is measured from V_{IL} and V_{IH} with levels set at 0.3VDD_I2C and 0.7VDD_I2C.

Workaround

The external VDD_I2C bus voltage should be limited to a maximum value of $((V_{DD}+0.3) / 0.7)$ V. As a result, when the MCU is powered from V_{DD}=3.3 V, VDD_I2C should not exceed 5.14 V to be compliant with I²C specifications.

2.4 FMPI2C peripheral limitations

2.4.1 Wrong data sampling when data set-up time ($t_{SU;DAT}$) is smaller than one FMPI2CCLK period

Description

The I2C bus specification and user manual specify a minimum data setup time ($t_{SU;DAT}$) of:

- 250 ns in Standard-mode,
- 100 ns in Fast-mode,
- 50 ns in Fast-mode Plus.

The I2C SDA line is not correctly sampled when $t_{SU;DAT}$ is smaller than one FMPI2CCLK (FMPI2C clock) period: the previous SDA value is sampled instead of the current one. This may result in a wrong slave address reception, a wrong received data byte or a wrong received acknowledge bit.

Workaround

Two workarounds are possible:

- Increase the I2CCLK frequency to get I2CCLK period smaller than the transmitter minimum data setup time
- Or, if it is possible, increase the transmitter minimum data setup time.

2.5 SPI/I2S peripheral limitation

2.5.1 Wrong CRC calculation when the polynomial is even.

Description:

When the CRC is enabled, the CRC calculation will be wrong if the polynomial is even.

Workaround:

Use odd polynomial.

2.5.2 BSY bit may stay high at the end of a data transfer in Slave mode

Description

The BSY flag may sporadically remain high at the end of a data transfer in Slave mode. The issue appears when an accidental synchronization happens between the internal CPU clock and the external SCK clock provided by master.

This is related to the end of data transfer detection while the SPI is enabled in Slave mode.

As a consequence, the end of data transaction may not be recognized when the software needs to monitor it (for example at the end of a session before entering the low-power mode or before the direction of data line has to be changed at half duplex bidirectional mode). The BSY flag is unreliable to detect the end of any data sequence transaction.

Workaround

When NSS hardware management is applied and NSS signal is provided by master, the end of a transaction can be detected by the NSS polling by slave.

- If SPI receiving mode is enabled, the end of a transaction with master can be detected by the corresponding RXNE event signaling the last data transfer completion.
- In SPI transmit mode, user can check the BSY under timeout corresponding to the time necessary to complete the last data frame transaction. The timeout should be measured from TXE event signaling the last data frame transaction start (it is raised once the second bit transaction is ongoing). Either BSY becomes low normally or the timeout expires when the synchronization issue happens.

When upper workarounds are not applicable, the following sequence can be used to prevent the synchronization issue at SPI transmit mode:

1. Write last data to data register
2. Poll TXE until it becomes high to ensure the data transfer has started
3. Disable SPI by clearing SPE while the last data transfer is still ongoing
4. Poll the BSY bit until it becomes low
5. The BSY flag works correctly and can be used to recognize the end of the transaction.

Note: This workaround can be used only when CPU has enough performance to disable SPI after TXE event is detected while the data frame transfer is still ongoing. It is impossible to achieve it when ratio between CPU and SPI clock is low and data frame is short especially. In this specific case timeout can be measured from TXE, while calculating fixed number of CPU clock periods corresponding to the time necessary to complete the data frame transaction.

2.5.3 Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedback

Description

In receive transaction, in both I²S and SPI Master modes, the last bit of the transacted frame is not captured when the signal provided by internal feedback loop from the SCK pin exceeds a critical delay. The lastly transacted bit of the stored data then keeps the value from the pattern received previously. As a consequence, the last receive data bit may be wrong and/or the CRCERR flag can be unduly asserted in the SPI mode if any data under check sum and/or just the CRC pattern is wrongly captured.

In SPI mode, data are synchronous with the APB clock. A delay of up to two APB clock periods can thus be tolerated for the internal feedback delay. The I²S mode is more sensitive than the SPI mode since the SCK clock is not synchronized with the APB. In this case, the margin of the internal feedback delay is lower than one APB clock period.

The main factors contributing to the delay increase are low V_{DD} level, high temperature, high SCK pin capacitive load and low SCK I/O output speed. The SPI communication speed has no impact.

Workarounds

The following workaround can be adopted, jointly or individually:

- Decrease the APB clock speed.
- Configure the IO pad of the SCK pin to be faster.

The following table gives the maximum allowable APB frequency versus GPIOx_OSPEEDR output speed control field setting for the SCK pin, at 30 pF of capacitive load.

Table 5. Maximum allowable APB frequency at 30 pF load

OSPEEDR [1:0] for SCK pin	Max. APB frequency for SPI mode [MHz]	Max. APB frequency for I2S mode [MHz]
Very high (11)	100	80
High (10)	100	60
Medium (01)	80	40
Low (00)	28	16

2.6 USART peripheral limitations

2.6.1 Idle frame is not detected if receiver clock speed is deviated

Description

If the USART receives an idle frame followed by a character, and the clock of the transmitter device is faster than the USART receiver clock, the USART receive signal falls too early when receiving the character start bit, with the result that the idle frame is not detected (IDLE flag is not set).

Workaround

None.

2.6.2 In full duplex mode, the Parity Error (PE) flag can be cleared by writing to the data register**Description**

In full duplex mode, when the Parity Error flag is set by the receiver at the end of a reception, it may be cleared while transmitting by reading the USART_SR register to check the TXE or TC flags and writing data to the data register.

Consequently, the software receiver can read the PE flag as '0' even if a parity error occurred.

Workaround

The Parity Error flag should be checked after the end of reception and before transmission.

2.6.3 Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection**Description**

The USART receiver is in Mute mode and is configured to exit the Mute mode using the address mark detection. When the USART receiver recognizes a valid address with a parity error, it exits the Mute mode without setting the Parity Error flag.

Workaround

None.

2.6.4 Break frame is transmitted regardless of nCTS input line status**Description**

When CTS hardware flow control is enabled (CTSE = 1) and the Send Break bit (SBK) is set, the transmitter sends a break frame at the end of the current transmission regardless of nCTS input line status.

Consequently, if an external receiver device is not ready to accept a frame, the transmitted break frame is lost.

Workaround

None.

2.6.5 nRTS signal abnormally driven low after a protocol violation**Description**

When RTS hardware flow control is enabled, the nRTS signal goes high when data is received. If this data was not read and new data is sent to the USART (protocol violation), the nRTS signal goes back to low level at the end of this new data.

Consequently, the sender gets the wrong information that the USART is ready to receive further data.

On USART side, an overrun is detected, which indicates that data has been lost.

Workarounds

Workarounds are required only if the other USART device violates the communication protocol, which is not the case in most applications.

Two workarounds can be used:

- After data reception and before reading the data in the data register, the software takes over the control of the nRTS signal as a GPIO and holds it high as long as needed. If the USART device is not ready, the software holds the nRTS pin high, and releases it when the device is ready to receive new data.
- The time required by the software to read the received data must always be lower than the duration of the second data reception. For example, this can be ensured by treating all the receptions by DMA mode.

2.6.6 nRTS is active while RE or UE = 0

Description

The nRTS line is driven low as soon as RTSE bit is set even if the USART is disabled (UE = 0) or if the receiver is disabled (RE=0) i.e. not ready to receive data.

Workaround

- Configure the I/O used for nRTS as an alternate function after setting the UE and RE bits.

2.6.7 Start bit detected too soon when sampling for NACK signal from the smartcard

Description

According to ISO/IEC 7816-3 standard, when a character parity error is detected, the receiver shall transmit a NACK error signal 10.5 ± 0.2 ETUs after the character START bit falling edge. In this case, the transmitter should be able to detect correctly the NACK signal until 11 ± 0.2 ETUs after the character START bit falling edge.

In Smartcard mode, the USART peripheral monitors the NACK signal during the receiver time frame (10.5 ± 0.2 ETUs), while it should wait for it during the transmitter one (11 ± 0.2 ETUs). In real cases, this would not be a problem as the card itself needs to respect a 10.7 ETU period when sending the NACK signal. However this may be an issue to undertake a certification.

In the ISO7816, when a character parity error is incorrect, the Smartcard receiver shall transmit a NACK error signal at (10.5 ± 0.2) etu after the character START bit falling edge. In this case, the USART transmitter should be able to detect correctly the NACK signal by sampling at (11.0 ± 0.2) etu after the character START bit falling edge.

The USART peripheral used in Smartcard mode doesn't respect the (11 ± 0.2) etu timing, and when the NACK falling edge arrives at 10.68 etu or later, the USART might misinterpret this transition as a START bit even if the NACK is correctly detected.

Workaround

None.

2.6.8 Break request can prevent the Transmission Complete flag (TC) from being set**Description**

After the end of transmission of a data (D1), the Transmission Complete (TC) flag will not be set if the following conditions are met:

- CTS hardware flow control is enabled.
- D1 is being transmitted.
- A break transfer is requested before the end of D1 transfer.
- nCTS is de-asserted before the end of D1 data transfer.

Workaround

If the application needs to detect the end of a data transfer, the break request should be issued after checking that the TC flag is set.

2.6.9 Guard time is not respected when data are sent on TXE events**Description**

In smartcard mode, when sending a data on TXE event, the programmed guard time is not respected i.e. the data written in the data register is transferred on the bus without waiting the completion of the guard time duration corresponding to the previous transmitted data.

Workaround

Write the data after TC is set because in smartcard mode, the TC flag is set at the end of the guard time duration.

2.7 ADC peripheral limitations**2.7.1 ADC sequencer modification during conversion****Description**

If an ADC conversion is started by software (writing the SWSTART bit), and if the ADC_SQRx or ADC_JSQRx registers are modified during the conversion, the current conversion is reset and the ADC does not restart a new conversion sequence automatically.

If an ADC conversion is started by hardware trigger, this limitation does not apply. The ADC restarts a new conversion sequence automatically.

Workaround

When an ADC conversion sequence is started by software, a new conversion sequence can be restarted only by setting the SWSTART bit in the ADC_CR2 register.

2.8 DAC peripheral limitation

2.8.1 DMA underrun flag management

Description

If the DMA is not fast enough to input the next digital data to the DAC, as a consequence, the same digital data is converted twice. In these conditions, the DMAUDR flag is set, which usually leads to disable the DMA data transfers. This is not the case: the DMA is not disabled by DMAUDR=1, and it keeps servicing the DAC.

Workaround

To disable the DAC DMA stream, reset the EN bit (corresponding to the DAC DMA stream) in the DMA_SxCR register.

2.8.2 DMA request not automatically cleared by DMAEN=0

Description

if the application wants to stop the current DMA-to-DAC transfer, the DMA request is not automatically cleared by DMAEN=0, or by DACEN=0.

If the application stops the DAC operation while the DMA request is high, the DMA request will be pending while the DAC is reinitialized and restarted; with the risk that a spurious unwanted DMA request is serviced as soon as the DAC is re-enabled.

Workaround

To stop the current DMA-to-DAC transfer and restart, the following sequence should be applied:

1. Check if DMAUDR is set.
2. Clear the DAC/DMAEN bit.
3. Clear the EN bit of the DAC DMA/Stream
4. Reconfigure by software the DAC, DMA, triggers etc.
5. Restart the application.

3 Revision history

Table 6. Document revision history

Date	Revision	Changes
28-Sep-2015	1	Initial release.
11-Jan-2017	2	Added: – <i>Section 2.1.7: In some specific cases, DMA2 data corruption occurs when managing AHB and APB2 peripherals in a concurrent way</i> – <i>Table 5: Maximum allowable APB frequency at 30 pF load</i> Updated: – <i>Section 2.5.2: BSY bit may stay high at the end of a data transfer in Slave mode</i> – <i>Section 2.5.3: Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedback</i>

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved