

**MICROCHIP****SST39VF3201C/SST39VF3202C**

32-Mbit (x16) Multi-Purpose Flash Plus

The SST39VF3201C and SST39VF3202C devices are 2M x16, CMOS Multi-Purpose Flash Plus (MPF+) manufactured with proprietary, high-performance CMOS SuperFlash[®] technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF3201C and SST39VF3202C write (Program or Erase) with a 2.7V-3.6V power supply. This device conforms to JEDEC standard pinouts for x16 memories.

Features

- Organized as 2M x16
- Single Voltage Read and Write Operations:
 - 2.7V-3.6V
- Superior Reliability:
 - Endurance: 100,000 Cycles (Typical)
 - Greater than 100 years Data Retention
- Low-Power Consumption (typical values at 5 MHz):
 - Active Current: 6 mA (typical)
 - Standby Current: 4 μ A (typical)
 - Auto Low-Power Mode: 4 μ A (typical)
- Hardware Block Protection/WP# Input Pin:
 - Top Block Protection (top two 4-KWord blocks) for SST39VF3202C
 - Bottom Block-Protection (bottom two 4-KWord blocks) for SST39VF3201C
- Sector-Erase Capability:
 - Uniform 2 KWord sectors
- Block-Erase Capability:
 - Flexible block architecture
 - Eight 4-KWord blocks, 63 32-KWord blocks
- Chip-Erase Capability
- Erase-Suspend/Erase-Resume Capabilities
- Hardware Reset Pin (RST#)
- Security-ID Feature:
 - Microchip: 128 bits; User: 128 words
- Fast Read Access Time:
 - 70 ns
- Latched Address and Data
- Fast Erase and Word-Program:
 - Sector-Erase Time: 18 ms (typical)
 - Block-Erase Time: 18 ms (typical)
 - Chip-Erase Time: 35 ms (typical)
 - Word-Program Time: 7 μ s (typical)
- Automatic Write Timing:
 - Internal V_{PP} Generation
- End-of-Write Detection:
 - Toggle Bits
 - Data# Polling
 - RY/BY# Pin
- CMOS I/O Compatibility
- JEDEC Standard:
 - Flash EEPROM Pin Assignments
- Packages Available:
 - 48-lead TSOP (12 mm x 20 mm)
 - 48-ball TFBGA (6 mm x 8 mm)
- All devices are RoHS compliant

Packages

- 48-lead TSOP (12 mm x 20 mm)
- 48-ball TFBGA (6 mm x 8 mm)

SST39VF3201C/SST39VF3202C

DESCRIPTION

The SST39VF3201C and SST39VF3202C devices are 2M x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF3201C/SST39VF3202C write (Program or Erase) with a 2.7V-3.6V power supply. These devices conform to JEDEC standard pin assignments for x16 memories.

Featuring high-performance Word Program, the SST39VF3201C/SST39VF3202C devices provide a typical Word Program time of 7 μ sec. These devices use Toggle Bit, Data# Polling or RY/BY# pin to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured and tested for a wide spectrum of applications, these devices are offered with a typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.


The SST39VF3201C/SST39VF3202C devices are suited for applications that require convenient and economical updating of program, configuration or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative Flash technologies. The total energy consumed is a function of the applied voltage, current and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative Flash technologies. These devices also improve flexibility while lowering the cost for program, data and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore, the system software or hardware does not have to be modified or derated as is necessary with alternative Flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high-density, surface mount requirements, the SST39VF3201C/SST39VF3202C devices are offered in 48-lead TSOP and 48-ball TFBGA packages. See [Figure 2](#) and [Figure 3](#) for pin assignments.

BLOCK DIAGRAM

FIGURE 1: FUNCTIONAL BLOCK DIAGRAM



SST39VF3201C/SST39VF3202C

PIN DESCRIPTION

FIGURE 2: PIN ASSIGNMENTS FOR 48-LEAD TSOP





FIGURE 3: PIN ASSIGNMENTS FOR 48-BALL TFBGA



SST39VF3201C/SST39VF3202C

TABLE 1: PIN DESCRIPTION

Symbol	Pin Name	Functions
A _{MS} ⁽¹⁾ -A ₀	Address Inputs	To provide memory addresses. During Sector-Erase A _{MS} -A ₁₁ address lines will select the sector. During Block-Erase A _{MS} -A ₁₅ address lines will select the block.
DQ ₁₅ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
WP#	Write-Protect	To protect the top/bottom boot block from Erase/Program operation when grounded.
RST#	Reset	To reset and return the device to Read mode.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V _{DD}	Power Supply	To provide power supply voltage: 2.7V-3.6V
V _{SS}	Ground	
NC	No Connection	Unconnected pins.
RY/BY#	Ready/Busy#	To output the status of a Program or Erase operation RY/BY# is a open-drain output, so a 10 KW-100 KW pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.

Note 1: A_{MS} = Most Significant address.
A_{MS} = A₂₀ for SST39VF3201C/SST39VF3202C.

TABLE 2: TOP/BOTTOM BOOT BLOCK ADDRESS

Top Boot Block Address SST39VF3202C			Bottom Boot Block Address SST39VF3201C		
#	Size (KWord)	Address Range	#	Size (KWord)	Address Range
70	4	1FF000H-1FFFFFFH	70	32	1F8000H-1FFFFFFH
69	4	1FE000H-1FEFFFFH	69	32	1F0000H-1F7FFFFH
68	4	1FD000H-1FDFFFFH	68	32	1E8000H-1EFFFFH
67	4	1FC000H-1FCFFFFH	67	32	1E0000H-1E7FFFFH
66	4	1FB000H-1FBFFFFH	66	32	1D8000H-1DFFFFH
65	4	1FA000H-1FAFFFFH	65	32	1D0000H-1D7FFFFH
64	4	1F9000H-1F9FFFFH	64	32	1C8000H-1CFFFFH
63	4	1F8000H-1F8FFFFH	63	32	1C0000H-1C7FFFFH
62	32	1F0000H-1F7FFFFH	62	32	1B8000H-1BFFFFH
61	32	1E8000H-1EFFFFH	61	32	1B0000H-1B7FFFFH
60	32	1E0000H-1E7FFFFH	60	32	1A8000H-1AFFFFH
59	32	1D8000H-1DFFFFH	59	32	1A0000H-1A7FFFFH
58	32	1D0000H-1D7FFFFH	58	32	198000H-19FFFFH
57	32	1C8000H-1CFFFFH	57	32	190000H-197FFFFH
56	32	1C0000H-1C7FFFFH	56	32	188000H-18FFFFH
55	32	1B8000H-1BFFFFH	55	32	180000H-187FFFFH
54	32	1B0000H-1B7FFFFH	54	32	178000H-17FFFFH
53	32	1A8000H-1AFFFFH	53	32	170000H-177FFFFH
52	32	1A0000H-1A7FFFFH	52	32	168000H-16FFFFH
51	32	198000H-19FFFFH	51	32	160000H-167FFFFH

SST39VF3201C/SST39VF3202C

TABLE 2: TOP/BOTTOM BOOT BLOCK ADDRESS (CONTINUED)

Top Boot Block Address SST39VF3202C			Bottom Boot Block Address SST39VF3201C		
50	32	190000H-197FFFFH	50	32	158000H-15FFFFH
49	32	188000H-18FFFFH	49	32	150000H-157FFFFH
48	32	180000H-187FFFFH	48	32	148000H-14FFFFH
47	32	178000H-17FFFFH	47	32	140000H-147FFFFH
46	32	170000H-177FFFFH	46	32	138000H-13FFFFH
45	32	168000H-16FFFFH	45	32	130000H-137FFFFH
44	32	160000H-167FFFFH	44	32	128000H-12FFFFH
43	32	158000H-15FFFFH	43	32	120000H-127FFFFH
42	32	150000H-157FFFFH	42	32	118000H-11FFFFH
41	32	148000H-14FFFFH	41	32	110000H-117FFFFH
40	32	140000H-147FFFFH	40	32	108000H-10FFFFH
39	32	138000H-13FFFFH	39	32	100000H-107FFFFH
38	32	130000H-137FFFFH	38	32	0F8000H-0FFFFFH
37	32	128000H-12FFFFH	37	32	0F0000H-0F7FFFFH
36	32	120000H-127FFFFH	36	32	0E8000H-0EFFFFH
35	32	118000H-11FFFFH	35	32	0E0000H-0E7FFFFH
34	32	110000H-117FFFFH	34	32	0D8000H-0DFFFFH
33	32	108000H-10FFFFH	33	32	0D0000H-0D7FFFFH
32	32	100000H-107FFFFH	32	32	0C8000H-0CFFFFH
31	32	0F8000H-0FFFFFH	31	32	0C0000H-0C7FFFFH
30	32	0F0000H-0F7FFFFH	30	32	0B8000H-0BFFFFH
29	32	0E8000H-0EFFFFH	29	32	0B0000H-0B7FFFFH
28	32	0E0000H-0E7FFFFH	28	32	0A8000H-0AFFFFH
27	32	0D8000H-0DFFFFH	27	32	0A0000H-0A7FFFFH
26	32	0D0000H-0D7FFFFH	26	32	098000H-09FFFFH
25	32	0C8000H-0CFFFFH	25	32	090000H-097FFFFH
24	32	0C0000H-0C7FFFFH	24	32	088000H-08FFFFH
23	32	0B8000H-0BFFFFH	23	32	080000H-087FFFFH
22	32	0B0000H-0B7FFFFH	22	32	078000H-07FFFFH
21	32	0A8000H-0AFFFFH	21	32	070000H-077FFFFH
20	32	0A0000H-0A7FFFFH	20	32	068000H-06FFFFH
19	32	098000H-09FFFFH	19	32	060000H-067FFFFH
18	32	090000H-097FFFFH	18	32	058000H-05FFFFH
17	32	088000H-08FFFFH	17	32	050000H-057FFFFH
16	32	080000H-087FFFFH	16	32	048000H-04FFFFH
15	32	078000H-07FFFFH	15	32	040000H-047FFFFH
14	32	070000H-077FFFFH	14	32	038000H-03FFFFH
13	32	068000H-06FFFFH	13	32	030000H-037FFFFH
12	32	060000H-067FFFFH	12	32	028000H-02FFFFH
11	32	058000H-05FFFFH	11	32	020000H-027FFFFH
10	32	050000H-057FFFFH	10	32	018000H-01FFFFH
9	32	048000H-04FFFFH	9	32	010000H-017FFFFH
8	32	040000H-047FFFFH	8	32	008000H-00FFFFH
7	32	038000H-03FFFFH	7	4	007000H-007FFFFH

SST39VF3201C/SST39VF3202C

TABLE 2: TOP/BOTTOM BOOT BLOCK ADDRESS (CONTINUED)

Top Boot Block Address SST39VF3202C			Bottom Boot Block Address SST39VF3201C		
6	32	030000H-037FFFH	6	4	006000H-006FFFH
5	32	028000H-02FFFFH	5	4	005000H-005FFFH
4	32	020000H-027FFFH	4	4	004000H-004FFFH
3	32	018000H-01FFFFH	3	4	003000H-003FFFH
2	32	010000H-017FFFH	2	4	002000H-002FFFH
1	32	008000H-00FFFFH	1	4	001000H-001FFFH
0	32	000000H-007FFFH	0	4	000000H-000FFFH

DEVICE OPERATION

Comments are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST39VF3201C/SST39VF3202C also have the Auto-Low-Power mode which puts the device in a near Standby mode after data has been accessed with a valid Read operation. This reduces the IDD active read current from typically 9 mA to typically 4 μ A. The Auto-Low-Power mode reduces the typical IDD active read current to the range of 2 mA/MHz of Read cycle time. The device exits the Auto-Low-Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto-Low-Power mode after power-up with CE# held steadily low, until the first address transition or CE# is driven high.

Read

The Read operation of the SST39VF3201C/SST39VF3202C is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high-impedance state when either CE# or OE# is high. Refer to [Figure 5](#) for further details.

Word Program Operation

The SST39VF3201C/SST39VF3202C are programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 10 μ s. See [Figure 6](#) and [Figure 7](#) for WE# and CE# controlled Program operation timing diagrams and [Figure 21](#) for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored. During the command sequence, WP# should be statically held high or low.

SST39VF3201C/SST39VF3202C

Sector/Block-Erase Operation

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39VF3201C/SST39VF3202C offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on block sizes of 4 and 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (30H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (50H or 30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See [Figure 11](#) and [Figure 12](#) for timing waveforms and [Figure 25](#) for the flowchart. Any commands issued during the Sector- or Block-Erase operation are ignored. When WP# is low, any attempt to Sector- (Block-) Erase the protected block will be ignored. During the command sequence, WP# should be statically held high or low.

Erase-Suspend/Erase-Resume Commands

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing one byte command sequence with Erase-Suspend command (B0H). The device automatically enters Read mode typically within 10 μ s after the Erase-Suspend command had been issued. Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/blocks will output DQ₂ toggling and DQ₆ at '1'. While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume Sector-Erase or Block-Erase operation that has been suspended, the system must issue a Erase Resume command. The operation is executed by issuing one byte command sequence with Erase Resume command (30H) at any address in the last Byte sequence.

Chip-Erase Operation

The SST39VF3201C/SST39VF3202C provide a Chip-Erase operation, which allows the user to erase the entire memory array to the '1' state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See [Table 7](#) for the command sequence, [Figure 10](#) for timing diagram and [Figure 25](#) for the flowchart. Any commands issued during the Chip-Erase operation are ignored. When WP# is low, any attempt to Chip-Erase will be ignored. During the command sequence, WP# should be statically held high or low.

Write Operation Status Detection

The SST39VF3201C/SST39VF3202C provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two Status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The End-of-Write Detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result (i.e., valid data may appear to conflict with either DQ₇ or DQ₆). In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Data# Polling (DQ₇)

When the SST39VF3201C/SST39VF3202C are in the internal Program operation, any attempt to read DQ₇ will produce the complement of the true data. Once the Program operation is completed, DQ₇ will produce true data. Note that even though DQ₇ may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 μ s. During internal Erase operation, any attempt to read DQ₇ will produce a '0'. Once the internal Erase operation is com-

SST39VF3201C/SST39VF3202C

pleted, DQ₇ will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See [Figure 8](#) for Data# Polling timing diagram and [Figure 22](#) for a flowchart.

Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read DQ₆ will produce alternating '1's and '0's (i.e., toggling between '1' and '0'.) When the internal Program or Erase operation is completed, the DQ₆ bit will stop toggling. The device is then ready for the next operation. For Sector-, Block-, or Chip-Erase, the toggle bit (DQ₆) is valid after the rising edge of sixth WE# (or CE#) pulse. DQ₆ will be set to '1' if a Read operation is attempted on an Erase-Suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode, DQ₆ will toggle.

An additional Toggle Bit is available on DQ₂, which can be used in conjunction with DQ₆ to check whether a particular sector is being actively erased or erase-suspended. [Table 3](#) shows detailed Status bits information. The Toggle Bit (DQ₂) is valid after the rising edge of the last WE# (or CE#) pulse of Write operation. See [Figure 9](#) for Toggle Bit timing diagram and [Figure 22](#) for a flowchart.

TABLE 3: WRITE OPERATION STATUS

Status		DQ ₇ ⁽¹⁾	DQ ₆ ⁽¹⁾	DQ ₂ ⁽¹⁾	RY/BY#
Normal Operation	Standard Program	DQ ₇ #	Toggle	No Toggle	0
	Standard Erase	0	Toggle	Toggle	0
Erase-Suspend Mode	Read from Erase-Suspended Sector/Block	1	1	Toggle	1
	Read from Non- Erase-Suspended Sector/Block	Data	Data	Data	1
	Program	DQ ₇ #	Toggle	N/A	0
Note 1: DQ ₇ , DQ ₆ and DQ ₂ require a valid address when reading status information.					

Ready/Busy# (RY/BY#)

The devices include a Ready/Busy# (RY/BY#) output signal. RY/BY# is an open-drain output pin that indicates whether an Erase or Program operation is in progress. Since RY/BY# is an open-drain output, it allows several devices to be tied in parallel to VDD via an external pull-up resistor. After the rising edge of the final WE# pulse in the command sequence, the RY/BY# status is valid.

When RY/BY# is actively pulled low, it indicates that an Erase or Program operation is in progress. When RY/BY# is high (Ready), the devices may be read or left in Standby mode.

Data Protection

The SST39VF3201C/SST39VF3202C provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

VDD Power Up/Down Detection: The Write operation is inhibited when VDD is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Hardware Block Protection

The SST39VF3202C supports top hardware block protection, which protects the top two 4-KWord blocks of the device. The SST39VF3201C supports bottom hardware block protection, which protects the bottom two 4-KWord blocks of the device. The Boot Block address ranges are described in [Table 4](#). Program and Erase operations are prevented on the two 4-KWord blocks when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

SST39VF3201C/SST39VF3202C

TABLE 4: BOOT BLOCK ADDRESS RANGES

Product	Address Range
Bottom Boot Block SST39VF3201C	000000H-001FFFFH
Top Boot Block SST39VF3202C	1FE000H-1FFFFFFH

Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least TRP, any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of TRHR is required after RST# is driven high before a valid Read can take place. See [Figure 17](#).

The Erase or Program operation that has been interrupted needs to be re-initiated after the device resumes normal operation mode to ensure data integrity.

Software Data Protection (SDP)

The SST39VF3201C/SST39VF3202C provide the JEDEC approved Software Data Protection scheme for all data alteration operations (i.e., Program and Erase). Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations (e.g., during the system power-up or power-down). Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See [Table 7](#) for the specific software command codes. During the SDP command sequence, invalid commands will abort the device to Read mode within TRC. The contents of DQ₁₅-DQ₈ can be VIL or VIH, but no other value, during any SDP command sequence.

Common Flash Memory Interface (CFI)

The SST39VF3201C/SST39VF3202C also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write the three-byte sequence, same as product ID entry command with 98H (CFI Query command) to address 555H in the last byte sequence. The system can also enter the CFI Query mode, by using the one-byte sequence with 55H on Address and 98H on Data Bus. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in [Table 9](#) through [Table 11](#). The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

Product Identification

The Product Identification mode identifies the devices as the SST39VF3201C and SST39VF3202C and the manufacturer as Microchip. This mode may be accessed through software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see [Table 7](#) for software operation, [Figure 13](#) for the Software ID Entry and Read timing diagram and [Figure 23](#) for the Software ID Entry command sequence flowchart.

TABLE 5: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID	I	
SST39VF3201C	0001H	235F
SST39VF3202C	0001H	235E

SST39VF3201C/SST39VF3202C

Product Identification Mode Exit/CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally (e.g., not read correctly). Note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See [Table 7](#) for software command codes, [Figure 15](#) for timing waveform and [Figure 23](#) and [Figure 24](#) for flowcharts.

Security ID

The SST39VF3201C/SST39VF3202C devices offer a 136-word Security ID space. The Secure ID space is divided into two segments - one factory-programmed segment and one user-programmed segment. The first segment is programmed and locked at Microchip with a random 128-bit number.

The 128-word user segment is left unprogrammed for the customer to program as desired.

To program the user segment of the Security ID, the user must use the Security ID Word-Program command. To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling. Once this is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a three-byte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to [Table 7](#) for more details.

OPERATIONS

TABLE 6: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	A _{IN}
Program	V _{IL}	V _{IH}	V _{IL}	D _{IN}	A _{IN}
Erase	V _{IL}	V _{IH}	V _{IL}		Sector or block address, XXH for Chip-Erase
Standby	V _{IH}	X	X	High-Z	X
Write Inhibit	X	V _{IL}	X	High-Z/ D _{OUT}	X
	X	X	V _{IH}	High-Z/ D _{OUT}	X
Product Identification					
Software Mode	V _{IL}	V _{IL}	V _{IH}		See Table 7
Note 1: X can be V _{IL} or V _{IH} , but no other value.					

SST39VF3201C/SST39VF3202C

TABLE 7: SOFTWARE COMMAND SEQUENCE

Command Sequence	1 st Bus Write Cycle		2 nd Bus Write Cycle		3 rd Bus Write Cycle		4 th Bus Write Cycle		5 th Bus Write Cycle		6 th Bus Write Cycle	
	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾
Word Program	555H	AAH	2AAH	55H	555H	A0H	WA ⁽³⁾	Data				
Sector Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA _X ⁽⁴⁾	50H
Block Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA _X ⁽⁴⁾	30H
Chip Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase Suspend	XXXXH	B0H										
Erase Resume	XXXXH	30H										
Query Sec ID ⁽⁵⁾	555H	AAH	2AAH	55H	555H	88H						
User Security ID Word Program	555H	AAH	2AAH	55H	555H	A5H	WA ⁽⁶⁾	Data				
User Security ID Program Lock-Out	555H	AAH	2AAH	55H	555H	85H	XXH ⁽⁶⁾	0000H				
Software ID Entry ^(7,8)	555H	AAH	2AAH	55H	555H	90H						
CFI Query Entry	555H	AAH	2AAH	55H	555H	98H						
CFI Query Entry	55H	98H										
Software ID Exit ^(9,10) /CFI Exit/Sec ID Exit	555H	AAH	2AAH	55H	555H	F0H						
Software ID Exit ^(9,10) /CFI Exit/Sec ID Exit	XXH	F0H										

SST39VF3201C/SST39VF3202C

TABLE 7: SOFTWARE COMMAND SEQUENCE

Command Sequence	1 st Bus Write Cycle		2 nd Bus Write Cycle		3 rd Bus Write Cycle		4 th Bus Write Cycle		5 th Bus Write Cycle		6 th Bus Write Cycle	
	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾
Note 1: Address format A₁₀-A₀ (Hex). Addresses A₁₁- A₂₀ can be V_{IL} or V_{IH}, but no other value, for Command sequence for SST39VF3201C/ SST39VF3202C. 2: DQ₁₅-DQ₈ can be V_{IL} or V_{IH}, but no other value, for Command sequence. 3: WA = Program Word Address 4: SA_X for Sector-Erase; uses A_{MS}-A₁₁ address lines BA_X, for Block-Erase; uses A_{MS}-A₁₅ address lines A_{MS} = Most Significant address A_{MS} = A₂₀ for SST39VF3201C/SST39VF3202C 5: With A_{MS}-A₄ = 0; Sec ID is read with A₃-A₀. Microchip ID is read with A₃ = 0 (Address range = 000000H to 000007H), User ID is read with A₃ = 1 (Address range = 000008H to 000087H). Lock Status is read with A₇-A₀ = 0000FFH. Unlocked: DQ₃ = 1 / Locked: DQ₃ = 0. 6: Valid Word Addresses for Sec ID are from 000000H-000007H and 000008H to 000087H. 7: The device does not remain in Software Product ID mode if powered down. 8: For Manufacture ID With A_{MS}-A₀ = 0; Microchip Manufacturer ID = 00BFH is read For Device ID - Device ID can be read in one cycle (address 01H) One-cycle method - With A_{MS}-A₁ = 0, A₀ = 1; Microchip39VF3201C/3202C Device ID = 235F/235E is read A_{MS} = Most Significant address A_{MS} = A₂₀ for SST39VF3201C/SST39VF3202C 9: Both Software ID Exit operations are equivalent 10: If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1) using the Sec ID mode again (the programmed '0' bits cannot be reversed to '1'). Valid Word-Addresses for Sec ID are from 000000H-000007H and 000008H to 000087H.												

TABLE 8: CFI QUERY IDENTIFICATION STRING (1) FOR SST39VF3201C/SST39VF3202C

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0002H	Primary OEM command set
14H	0000H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exists)
1AH	0000H	

Note 1: Refer to CFI publication 100 for more details.

SST39VF3201C/SST39VF3202C

TABLE 9: SYSTEM INTERFACE INFORMATION FOR SST39VF3201C/SST39VF3202C

Address	Data	Data
1BH	0027H	V _{DD} Min (Program/Erase); DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 millivolts
1CH	0036H	V _{DD} Max (Program/Erase); DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 millivolts
1DH	0000H	V _{PP} min. (00H = no V _{PP} pin)
1EH	0000H	V _{PP} max. (00H = no V _{PP} pin)
1FH	0003H	Typical time out for Word-Program 2 ^N μs (2 ³ = 8 μs)
20H	0000H	Typical time out for min. size buffer program 2 ^N μs (00H = not supported)
21H	0004H	Typical time out for individual Sector/Block-Erase 2 ^N ms (2 ⁴ = 16 ms)
22H	0005H	Typical time out for Chip-Erase 2 ^N ms (2 ⁵ = 32 ms)
23H	0001H	Maximum time out for Word-Program 2 ^N times typical (2 ¹ x 2 ³ = 16 μs)
24H	0000H	Maximum time out for buffer program 2 ^N times typical
25H	0001H	Maximum time out for individual Sector/Block-Erase 2 ^N times typical (2 ¹ x 2 ⁴ = 32 ms)
26H	0001H	Maximum time out for Chip-Erase 2 ^N times typical (2 ¹ x 2 ⁵ = 64 ms)

TABLE 10: DEVICE GEOMETRY FOR SST39VF3201C/SST39VF3202C

Address	Data	Data
27H	0016H	Device size = 2 ^N Bytes (16H = 22; 2 ²² = 4MByte)
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	
2AH	0000H	
2BH	0000H	Maximum number of bytes in multi-byte write = 2 ^N (00H = not supported)
2CH	0003H	
2DH	0007H	Erase Block1 region information
2EH	0000H	
2FH	0020H	
30H	0000H	
31H	003EH	
32H	0000H	Erase Block2 region information
33H	0000H	
34H	0001H	
35H	0000H	
36H	0000H	Erase Block3 region information
37H	0000H	
38H	0000H	
39H	0000H	
3AH	0000H	Erase Block4 region information
3BH	0000H	
3CH	0000H	

SST39VF3201C/SST39VF3202C

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	-0.5V to V _{DD} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential.....	-2.0V to V _{DD} +0.2V
Voltage on A ₉ Pin to Ground Potential	-0.5V to 13.2V
Package Power Dissipation Capability (T _A = 25°C).....	1.0W
Surface Mount Solder Reflow Temperature	+260°C for 10 seconds
Output Short Circuit Current ⁽¹⁾	50 mA

Note 1: Outputs shorted for no more than one second. No more than one output shorted at a time.

TABLE 11: OPERATING RANGES

Range	Ambient Temperature	V _{DD}
Commercial	0°C to +70°C	2.7V-3.6V
Industrial	-40°C to +85°C	2.7V-3.6V

TABLE 12: AC CONDITIONS OF TEST⁽¹⁾

Input Rise/Fall Time	Output Load
5 ns	C _L = 30 pF

Note 1: See [Figure 19](#) and [Figure 20](#).

Power-Up Specifications

All functionalities and DC specifications are specified for a V_{DD} ramp rate of greater than 1V per 100 ms (0V to 3V in less than 300 ms). If the V_{DD} ramp rate is slower than 1V per 100 ms, a hardware Reset is required. The recommended V_{DD} power-up to RESET# high time should be greater than 100 μs to ensure a proper Reset.

SST39VF3201C/SST39VF3202C

FIGURE 4: POWER-UP DIAGRAM




TABLE 13: DC OPERATING CHARACTERISTICS $V_{DD} = 2.7V-3.6V^{(1)}$

Symbol	Parameter	Limits		Units	Test Conditions
		Min	Max		
I_{DD}	Power Supply Current				Address Input = $V_{ILT}/V_{IHT}^{(2)}$ at $f = 5$ MHz, $V_{DD} = V_{DD} \text{ Max}$
	Read ⁽³⁾		15	mA	$CE\# = V_{IL}$, $OE\# = WE\# = V_{IH}$, all I/Os open
	Program and Erase		45	mA	$CE\# = WE\# = V_{IL}$, $OE\# = V_{IH}$
I_{SB}	Standby V_{DD} Current		50	μA	$CE\# = V_{IHC}$, $V_{DD} = V_{DD} \text{ Max}$
I_{ALP}	Auto Low Power		50	μA	$CE\# = V_{ILC}$, $V_{DD} = V_{DD} \text{ Max}$ All inputs = V_{SS} or V_{DD} , $WE\# = V_{IHC}$
I_{LI}	Input Leakage Current		1	μA	$V_{IN} = GND$ to V_{DD} , $V_{DD} = V_{DD} \text{ Max}$
I_{LIW}	Input Leakage Current on WP# pin and RST#		10	μA	$WP\# = GND$ to V_{DD} or $RST\# = GND$ to V_{DD}
I_{LO}	Output Leakage Current		1	μA	$V_{OUT} = GND$ to V_{DD} , $V_{DD} = V_{DD} \text{ Max}$
V_{IL}	Input Low Voltage		0.8	V	$V_{DD} = V_{DD} \text{ Min}$
V_{ILC}	Input Low Voltage (CMOS)		0.3	V	$V_{DD} = V_{DD} \text{ Max}$
V_{IH}	Input High Voltage	$0.7V_{DD}$		V	$V_{DD} = V_{DD} \text{ Max}$
V_{IHC}	Input High Voltage (CMOS)	$V_{DD} - 0.3$		V	$V_{DD} = V_{DD} \text{ Max}$
V_{OL}	Output Low Voltage		0.2	V	$I_{OL} = 100 \mu A$, $V_{DD} = V_{DD} \text{ Min}$
V_{OH}	Output High Voltage	$V_{DD} - 0.2$		V	$I_{OH} = -100 \mu A$, $V_{DD} = V_{DD} \text{ Min}$

Note 1: Typical conditions for the Active Current shown on the front page of the data sheet are average values at 25°C (room temperature), and $V_{DD} = 3V$. Not 100% tested.

2: See Figure 19.

3: The I_{DD} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} . Typical V_{DD} is 3V.

SST39VF3201C/SST39VF3202C

TABLE 14: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
TPU-READ ⁽¹⁾	Power-up to Read Operation	100	μs
TPU-WRITE ⁽¹⁾	Power-up to Program/Erase Operation	100	μs

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 15: CAPACITANCE (TA = 25°C, F = 1 MHZ, OTHER PINS OPEN)

Parameter	Description	Test Condition	Maximum
CI/O ⁽¹⁾	I/O Pin Capacitance	V _{I/O} = 0V	10 pF
CIN ⁽¹⁾	Input Capacitance	V _{IN} = 0V	10 pF

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 16: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
NEND ^(1,2)	Endurance	10,000	Cycles	JEDEC Standard A117
TDR ⁽¹⁾	Data Retention	100	Years	JEDEC Standard A103
ILTH ⁽¹⁾	Latch-Up	100 - IDD	mA	JEDEC Standard 78

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2: NEND endurance rating is qualified as a 10,000 cycle minimum for the whole device, A sector- or block-level rating would result in higher minimum specification.

AC CHARACTERISTICS

TABLE 17: READ CYCLE TIMING PARAMETERS VDD = 2.7V-3.6V

Symbol	Parameter	Min	Max	Units
TRC	Read Cycle Time	70		ns
TCE	Chip Enable Access Time		70	ns
TAA	Address Access Time		70	ns
TOE	Output Enable Access Time		35	ns
TCLZ ⁽¹⁾	CE# Low to Active Output	0		ns
TOLZ ⁽¹⁾	OE# Low to Active Output	0		ns
TCHZ ⁽¹⁾	CE# High to High-Z Output		16	ns
TOHZ ⁽¹⁾	OE# High to High-Z Output		16	ns
TOH ⁽¹⁾	Output Hold from Address Change	0		ns
TRP ⁽¹⁾	RST# Pulse Width	500		ns
TRHR ⁽¹⁾	RST# High before Read	50		ns
TRV ^(1,2)	RST# Pin Low to Read Mode		20	μs

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2: This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase operations.

SST39VF3201C/SST39VF3202C


TABLE 18: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
TBP	Word-Program Time		10	μ s
TAS	Address Setup Time	0		ns
TAH	Address Hold Time	30		ns
TCS	WE# and CE# Setup Time	0		ns
TCH	WE# and CE# Hold Time	0		ns
TOES	OE# High Setup Time	0		ns
TOEH	OE# High Hold Time	10		ns
TCP	CE# Pulse Width	40		ns
TWP	WE# Pulse Width	40		ns
TWPH ⁽¹⁾	WE# Pulse Width High	30		ns
TCPH ⁽¹⁾	CE# Pulse Width High	30		ns
TDS	Data Setup Time	30		ns
TDH ⁽¹⁾	Data Hold Time	0		ns
TIDA ⁽¹⁾	Software ID Access and Exit Time		150	ns
TSE	Sector-Erase		25	ms
TBE	Block-Erase		25	ms
TSCE	Chip-Erase		50	ms
TBY ^(1,2)	RY/BY# Delay Time	90		ns
TBR ⁽¹⁾	Bus Recovery Time		0	μ s

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2: This parameter applies to Sector-Erase, Block-Erase and Program operations.

FIGURE 5: READ CYCLE TIMING DIAGRAM



SST39VF3201C/SST39VF3202C

FIGURE 6: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM





FIGURE 7: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



SST39VF3201C/SST39VF3202C

FIGURE 8: DATA# POLLING TIMING DIAGRAM





FIGURE 9: TOGGLE BITS TIMING DIAGRAM



SST39VF3201C/SST39VF3202C

FIGURE 10: WE# CONTROLLED CHIP ERASE TIMING DIAGRAM





FIGURE 11: WE# CONTROLLED BLOCK ERASE TIMING DIAGRAM



SST39VF3201C/SST39VF3202C

FIGURE 12: WE# CONTROLLED SECTOR ERASE TIMING DIAGRAM





FIGURE 13: SOFTWARE ID ENTRY AND READ



SST39VF3201C/SST39VF3202C

FIGURE 14: CFI QUERY AND READ





FIGURE 15: SOFTWARE ID EXIT/CFI EXIT



SST39VF3201C/SST39VF3202C

FIGURE 16: SEC ID ENTRY





FIGURE 17: RST# TIMING DIAGRAM (WHEN NO INTERNAL OPERATION IS IN PROGRESS)



SST39VF3201C/SST39VF3202C

FIGURE 18: RST# TIMING DIAGRAM (DURING PROGRAM OR ERASE OPERATION)




FIGURE 19: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 20: A TEST LOAD EXAMPLE






FIGURE 21: WORD PROGRAM ALGORITHM




SST39VF3201C/SST39VF3202C

FIGURE 22: WAIT OPTIONS




SST39VF3201C/SST39VF3202C

FIGURE 23: SOFTWARE ID/CFI ENTRY COMMAND FLOWCHARTS




SST39VF3201C/SST39VF3202C

FIGURE 24: SOFTWARE ID/CFI EXIT COMMAND FLOWCHARTS




SST39VF3201C/SST39VF3202C

FIGURE 25: ERASE COMMAND SEQUENCE



SST39VF3201C/SST39VF3202C

PRODUCT ORDERING INFORMATION



Note 1: Environmental suffix "E" denotes non-Pb solder; non-Pb solder devices are "RoHS Compliant".

VALID COMBINATIONS FOR SST39VF3201C

SST39VF3201C-70-4I-EKE	SST39VF3201C-70-4I-B3KE
SST39VF3201C-70-4C-EKE	SST39VF3201C-70-4C-B3KE

VALID COMBINATIONS FOR SST39VF3202C


SST39VF3202C-70-4I-EKE	SST39VF3202C-70-4I-B3KE
SST39VF3202C-70-4C-EKE	SST39VF3202C-70-4C-B3KE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Microchip sales representative to confirm availability of valid combinations and to determine availability of new combinations.

SST39VF3201C/SST39VF3202C


Packaging Diagrams

FIGURE 26: 48-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 12MM X 20MM, PACKAGE CODE: EK



SST39VF3201C/SST39VF3202C

FIGURE 27: 48-BALL THIN-PROFILE, FINE-PITCH BALL GRID ARRAY (TFBGA) 6MM X 8MM, PACKAGE CODE: B3K



SST39VF3201C/SST39VF3202C

APPENDIX A: REVISION HISTORY

Number	Description	Date
C	Revised Note 8 in Table 7	April 2020
B	Updated document status to Data Sheet	Jul 2014
A	- Applied new document format - Released document under letter revision system - Updated spec number from S71410 to DS25020	Jun 2011
01	Revised I_{SB} and I_{ALP} in Table 13 on page 17	Aug 2010
00	Initial release	Nov 2009

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: <http://microchip.com/support>

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SSI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6003-9

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820