


# SN75207B

## DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SLLS096C – JULY 1973 – REVISED MARCH 1997

- Plug-In Replacement for SN75107A and SN75107B With Improved Characteristics
- $\pm 10$ -mV Input Sensitivity
- TTL-Compatible Circuitry
- Standard Supply Voltages . . .  $\pm 5$  V
- Differential Input Common-Mode Voltage Range of  $\pm 3$  V
- Strobe Inputs for Channel Selection
- Totem-Pole Outputs
- SN75207B Has Diode-Protected Input Stage for Power-Off Condition
- Sense Amplifier for MOS Memories
- Dual Comparator
- High-Sensitivity Line Receiver

N PACKAGE  
(TOP VIEW)




NC – No internal connection

### description

The SN75207B is a terminal-for-terminal replacement for the SN75107B. The improved input sensitivity makes it more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes it more useful in line-receiver applications by allowing use of longer transmission line lengths. The SN75207B features a TTL-compatible, active-pullup output.

Input protection diodes are in series with the collectors of the differential-input transistors of the SN75207B. These diodes are useful in certain party-line systems that may have multiple  $V_{CC+}$  power supplies and may be operated with some of the  $V_{CC+}$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:



This would be a problem in specific systems that might have the transmission lines biased to some potential greater than 1.4 V.

This device is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

| DIFFERENTIAL INPUTS<br>A-B  | STROBES |   | OUTPUT<br>Y   |
|-----------------------------|---------|---|---------------|
|                             | G       | S |               |
| $V_{ID} \geq 10$ mV         | X       | X | H             |
| $-10$ mV $< V_{ID} < 10$ mV | X       | L | H             |
|                             | L       | X | H             |
|                             | H       | H | Indeterminate |
| $V_{ID} \leq -10$ mV        | X       | L | H             |
|                             | L       | X | H             |
|                             | H       | H | L             |

H = high level, L = low level, X = irrelevant



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

# SN75207B

## DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS


SLLS096C – JULY 1973 – REVISED MARCH 1997

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### schematic (each receiver)



Resistor values shown are nominal.

## design characteristics

The SN75207B line receivers/sense amplifiers are TTL-compatible, dual circuits intended for use in high-speed, data-transmission systems or MOS memory systems. They are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. The dc specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.

The input common-mode voltage range is  $\pm 3$  V. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver-input terminals.

The circuits feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to ensure 400 mV of dc noise margin when interfaced with Series 54/74 TTL.

The circuits feature high input impedance and low input currents, which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity (3 mV typical) is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has deteriorated due to cable losses. The circuits are designed to detect input signals of 10-mV (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|                                                              |                              |
|--------------------------------------------------------------|------------------------------|
| Supply voltage, $V_{CC+}$ (see Note 1)                       | 7 V                          |
| Supply voltage, $V_{CC-}$ (see Note 1)                       | –7 V                         |
| Differential input voltage, $V_{ID}$ (see Note 2)            | $\pm 6$ V                    |
| Common-mode input voltage, $V_{IC}$ (see Note 3)             | $\pm 5$ V                    |
| Strobe input voltage                                         | 5.5 V                        |
| Continuous total dissipation                                 | See Dissipation Rating Table |
| Operating free-air temperature range, $T_A$                  | 0°C to 70°C                  |
| Storage temperature range, $T_{stg}$                         | –65°C to 150°C               |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C                        |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: A. All voltage values, except differential voltages, are with respect to GND terminal.

1. Differential input voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.
2. Common-mode input voltage is the average of the voltages at the A and B inputs.

**DISSIPATION RATING TABLE**

| PACKAGE | $T_A \leq 25^\circ\text{C}$<br>POWER RATING | DERATING FACTOR<br>ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 70^\circ\text{C}$<br>POWER RATING |
|---------|---------------------------------------------|---------------------------------------------------|------------------------------------------|
| N       | 1050 mW                                     | 9.2 mW/°C                                         | 636 mW                                   |

SN75207B

DUAL SENSE AMPLIFIER FOR MOS MEMORIES

OR DUAL HIGH-SENSITIVITY LINE RECEIVERS


SLLS096C – JULY 1973 – REVISED MARCH 1997

recommended operating conditions (see Note 4)

|                                                                 | MIN             | NOM | MAX   | UNIT |
|-----------------------------------------------------------------|-----------------|-----|-------|------|
| Supply voltage, $V_{CC+}$                                       | 4.75            | 5   | 5.25  | V    |
| Supply voltage, $V_{CC-}$                                       | -4.75           | -5  | -5.25 | V    |
| High-level differential input voltage, $V_{ID(H)}$ (see Note 5) | 0.01            |     | 5     | V    |
| Low-level differential input voltage, $V_{ID(L)}$               | -5 <sup>†</sup> |     | -0.01 | V    |
| Common-mode input voltage, $V_{IC}$ (see Notes 5 and 6)         | -3 <sup>†</sup> |     | 3     | V    |
| Input voltage, any differential input to ground (see Note 5)    | -5 <sup>†</sup> |     | 3     | V    |
| High-level input voltage at strobe inputs, $V_{IH(S)}$          | 2               |     | 5.5   | V    |
| Low-level input voltage at strobe inputs, $V_{IL(S)}$           | 0               |     | 0.8   | V    |
| Low-level output current, $I_{OL}$                              |                 |     | -16   | mA   |
| Operating free-air temperature, $T_A$                           | 0               |     | 70    | °C   |

<sup>†</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

- NOTES:
- When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 V and 3 V.
  - The recommended combinations of input voltages fall within the shaded area of the figure shown.
  - The common-mode voltage may be as low as -4 V provided that the more positive of the two inputs is not more negative than -3 V.



**electrical characteristics over recommended free-air temperature range (unless otherwise noted)**

| PARAMETER |                                           | TEST CONDITIONS                                                           |                       | MIN  | TYP <sup>†</sup> | MAX  | UNIT    |
|-----------|-------------------------------------------|---------------------------------------------------------------------------|-----------------------|------|------------------|------|---------|
| $I_{IH}$  | High-level input current                  | $V_{CC\pm} = \pm 5.25$ V                                                  | $V_{ID} = -5$ V       |      | 30               | 75   | $\mu$ A |
| $I_{IL}$  | Low-level input current                   | $V_{CC\pm} = \pm 5.25$ V                                                  | $V_{ID} = 5$ V        |      |                  | -10  | $\mu$ A |
| $I_{IH}$  | High-level input current into 1G or 2G    | $V_{CC\pm} = \pm 5.25$ V, $V_{IH(S)} = 2.4$ V                             |                       |      |                  | 40   | $\mu$ A |
|           |                                           | $V_{CC\pm} = \pm 5.25$ V, $V_{IH(S)} = \pm 5.25$ V                        |                       |      |                  | 1    | mA      |
| $I_{IL}$  | Low-level input current into 1G or 2G     | $V_{CC\pm} = \pm 5.25$ V, $V_{IL(S)} = 0.4$ V                             |                       |      |                  | -1.6 | mA      |
| $I_{IH}$  | High-level input current into S           | $V_{CC\pm} = \pm 5.25$ V, $V_{IH(S)} = 2.4$ V                             |                       |      |                  | 80   | $\mu$ A |
|           |                                           | $V_{CC\pm} = \pm 5.25$ V, $V_{IH(S)} = \pm 5.25$ V                        |                       |      |                  | 2    | mA      |
| $I_{IL}$  | Low-level input current into S            | $V_{CC\pm} = \pm 5.25$ V, $V_{IL(S)} = 0.4$ V                             |                       |      |                  | -3.2 | mA      |
| $V_{OH}$  | High-level output voltage                 | $V_{CC\pm} = \pm 4.75$ V, $I_{OH} = -400$ $\mu$ A, $V_{IC} = -3$ V to 3 V | $V_{ID(H)} = 10$ mV,  | 2.4  |                  |      | V       |
| $V_{OL}$  | Low-level output voltage                  | $V_{CC\pm} = \pm 4.75$ V, $I_{OL} = 16$ mA, $V_{IC} = -3$ V to 3 V        | $V_{ID(L)} = -10$ mV, |      |                  | 0.4  | V       |
| $I_{OH}$  | High-level output current                 | $V_{CC\pm} = \pm 4.75$ V, $V_{OH} = \pm 5.25$ V                           |                       |      |                  | 400  | $\mu$ A |
| $I_{OS}$  | Short-circuit output current <sup>‡</sup> | $V_{CC\pm} = \pm 5.25$ V                                                  |                       | -18  |                  | -70  | mA      |
| $I_{CC+}$ | Supply current from $V_{CC+}$             | $V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ\text{C}$ ,                      | Outputs high          |      | 18               | 30   | mA      |
| $I_{CC-}$ | Supply current from $V_{CC-}$             | $V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ\text{C}$ ,                      | Outputs high          | -8.4 |                  | -15  | mA      |

<sup>†</sup> All typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at a time.

**switching characteristics,  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $T_A = 25^\circ\text{C}$**



| PARAMETER    |                                                                                     | TEST CONDITIONS                        |                | MIN | MAX | UNIT |
|--------------|-------------------------------------------------------------------------------------|----------------------------------------|----------------|-----|-----|------|
| $t_{PLH(D)}$ | Propagation delay time, low- to high-level output, from differential inputs A and B | $R_L = 470$ $\Omega$ ,<br>See Figure 1 | $C_L = 50$ pF, |     | 35  | ns   |
| $t_{PHL(D)}$ | Propagation delay time, high- to low-level output, from differential inputs A and B |                                        |                |     | 20  | ns   |
| $t_{PLH(S)}$ | Propagation delay time, low- to high-level output, from strobe input G or S         |                                        |                |     | 17  | ns   |
| $t_{PHL(S)}$ | Propagation delay time, high- to low-level output, from strobe input G or S         |                                        |                |     | 17  | ns   |

# SN75207B

## DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SLLS096C – JULY 1973 – REVISED MARCH 1997


### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r \leq 5 \text{ ns}$ ,  $t_f \leq 5 \text{ ns}$ ,  $t_{W1} = 500 \text{ ns}$  with  $\text{PRR} = 1 \text{ MHz}$ ,  $t_{W2} = 1 \mu\text{s}$  with  $\text{PRR} = 500 \text{ kHz}$ .
- B. Strobe input pulse is applied to Strobe 1G when inputs 1A–1B are being tested, to Strobe S when inputs 1A–1B or 2A–2B are being tested, and to Strobe 2G when inputs 2A–2B are being tested.
- C.  $C_L$  includes probe and jig capacitance.
- D. All diodes are 1N916.

**Figure 1. Test Circuit and Voltage Waveforms**

## APPLICATION INFORMATION



**Figure 2. MOS Memory Sense Amplifier**



Receivers are SN75207B; drivers are SN55109A, SN55110A, SN75110A, or SN75112.

**Figure 3. Data-Bus or Parity-Line System**

**PRECAUTIONS:** When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between  $-3\text{ V}$  and  $3\text{ V}$ , preferably at GND. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers. Strobe G of the unused channel should be grounded.

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN75207BD        | ACTIVE        | SOIC         | D                  | 14   | 50             | Green (RoHS<br>& no Sb/Br) | NIPDAU                  | Level-1-260C-UNLIM   | 0 to 70      | SN75207B                | <a href="#">Samples</a> |
| SN75207BDE4      | ACTIVE        | SOIC         | D                  | 14   | 50             | Green (RoHS<br>& no Sb/Br) | NIPDAU                  | Level-1-260C-UNLIM   | 0 to 70      | SN75207B                | <a href="#">Samples</a> |
| SN75207BN        | ACTIVE        | PDIP         | N                  | 14   | 25             | Green (RoHS<br>& no Sb/Br) | NIPDAU                  | N / A for Pkg Type   | 0 to 70      | SN75207BN               | <a href="#">Samples</a> |
| SN75207BNSR      | ACTIVE        | SO           | NS                 | 14   | 2000           | Green (RoHS<br>& no Sb/Br) | NIPDAU                  | Level-1-260C-UNLIM   | 0 to 70      | SN75207B                | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

---

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN75207BNSR | SO           | NS              | 14   | 2000 | 330.0              | 16.4               | 8.2     | 10.5    | 2.5     | 12.0    | 16.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal


| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75207BNSR | SO           | NS              | 14   | 2000 | 367.0       | 367.0      | 38.0        |

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE


14-PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




4040047-5/M 06/11

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



| PINS **             | 14               | 16               | 18               | 20               |
|---------------------|------------------|------------------|------------------|------------------|
| DIM                 |                  |                  |                  |                  |
| A MAX               | 0.775<br>(19,69) | 0.775<br>(19,69) | 0.920<br>(23,37) | 1.060<br>(26,92) |
| A MIN               | 0.745<br>(18,92) | 0.745<br>(18,92) | 0.850<br>(21,59) | 0.940<br>(23,88) |
| MS-001<br>VARIATION | AA               | BB               | AC               | AD               |



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated