
SAM R34/R35 Errata Sheet

SAM R34/R35 Errata

The SAM R34/ R35 family of devices conform functionally to the current device data sheet, except for the anomalies described in this document.

The SAM R34/R35 contains a SAML21 ARM® Cortex® -M0+ processor and UHF Transceiver (SX1276)

For Errata information on UHF Transceiver – refer to [SX1276 Errata Note](#).

Note: This document summarizes all silicon errata issues seen on SAM R34/R35 devices, revision C.

Table 1. SAM R34/35 Silicon Device Identification

Part Number	Device Identification (DID[31:0])	Revision ID (DID.REVISION[3:0])
		C
ATSAMR34J18B	0x10810x28	0x2
ATSAMR34J17B	0x10810x29	
ATSAMR34J16B	0x10810x2A	
ATSAMR35J18B	0x10810x2B	
ATSAMR35J17B	0x10810x2C	
ATSAMR35J16B	0x10810x2D	

Table of Contents

SAM R34/R35 Errata.....	1
1. Silicon Errata Summary.....	4
2. Silicon Errata Issues.....	8
2.1. Device Service Unit (DSU).....	8
2.1.1. Wake-up From Standby Retention Mode Reference:16144.....	8
2.2. 48 MHz Digital Frequency-Locked Loop (DFLL48M).....	8
2.2.1. Write Access to DFLL Register Reference:9905.....	8
2.2.2. Out of Bounds Interrupt Reference:16192.....	8
2.2.3. DFLL Status Bit in USB Clock Recovery Mode (Only Applicable to SAM R34 Device Variants) Reference:16193	8
2.3. Direct Memory Access Controller (DMAC).....	8
2.3.1. Linked Descriptor Reference:15670.....	8
2.3.2. Linked Descriptors Reference:15683.....	9
2.4. 96 MHz Fractional Digital Phase Locked Loop (FDPLL96M).....	9
2.4.1. DPLL_RATIO Register Reference:15753.....	9
2.5. PORT - I/O Pin Controller.....	9
2.5.1. PORT Read/Write on Non-Implemented Register Reference:15611.....	9
2.5.2. Pull-up and Pull-down Configurations on PA24 and PA25 Pins Reference:15581.....	9
2.6. Supply Controller (SUPC).....	10
2.6.1. Buck Converter Mode Reference: CHIP003-311 & CHIP003-314.....	10
2.6.2. Buck Converter as a Main Voltage Regulator Reference:15264.....	10
2.7. Analog-to-Digital Controller (ADC).....	10
2.7.1. ADC Result in Unipolar Mode Reference:14431.....	10
2.7.2. Free-Running Mode Reference:15463.....	10
2.7.3. SYNCBUSY.SWTRIG Bit Reference:16027.....	10
2.8. Timer/Counter (TC).....	11
2.8.1. SYNCBUSY Flag Reference:15056.....	11
2.9. Timer/Counter for Control Applications (TCC).....	11
2.9.1. Advance Capture Mode Reference:14817.....	11
2.9.2. SYNCBUSY Flag Reference:15057.....	11
2.9.3. MAX Capture Mode Reference:15059.....	11
2.9.4. Dithering Mode Reference:15625.....	11
2.10. Serial Communication Interface (SERCOM).....	12
2.10.1. USART in Auto-Baud Mode Reference:13852.....	12
2.10.2. SDA and SCL Fall Time Reference:16225.....	12
2.11. External Interrupt Controller (EIC).....	12
2.11.1. EIC_ASYNC Register Reference:14417.....	12
2.11.2. Low Level or Rising Edge or Both Edges Reference:15278.....	12
2.11.3. NMI Configuration Reference:15279.....	12
2.11.4. Asynchronous Edge Detection Reference:16103.....	12
2.12. True Random Number Generator (TRNG).....	13
2.12.1. Power Consumption in Standby Mode Reference:14827.....	13
2.13. Event System (EVSYS).....	13

2.13.1. Synchronous Path Reference:14532.....	13
2.13.2. Overrun Flag Reference:14835.....	13
3. Revision History.....	14
The Microchip Web Site.....	15
Customer Change Notification Service.....	15
Customer Support.....	15
Microchip Devices Code Protection Feature.....	15
Legal Notice.....	16
Trademarks.....	16
Quality Management System Certified by DNV.....	17
Worldwide Sales and Service.....	18

1. Silicon Errata Summary

Table 1-1. Silicon Errata Summary

Module	Feature	Issue Summary	C
2.1 Device Service Unit (DSU)	Wake up From Standby Retention Mode	When device is waking from Standby Retention mode, selected alternate function on PA30 (for example, SERCOM) will be lost and it functions as the SWCLK pin and can switch device to Debug mode. See 2.1.1 Wake-up From Standby Retention Mode Reference:16144 .	X
2.2 48 MHz Digital Frequency-Locked Loop (DFLL48M)	Write Access to DFLL Register	The DFLL clock must be requested before being configured, otherwise a write access to a DFLL register can freeze the device. See 2.2.1 Write Access to DFLL Register Reference:9905 .	X
2.2 48 MHz Digital Frequency-Locked Loop (DFLL48M)	Out of Bounds Interrupt	If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated. See 2.2.2 Out of Bounds Interrupt Reference:16192 .	X
2.2 48 MHz Digital Frequency-Locked Loop (DFLL48M)	DFLL Status Bit in USB Clock Recovery Mode	The DFLL status bits in the STATUS register, during the USB clock recovery mode, can be wrong after a USB suspend state. (Only Applicable to SAM R34 device variants). See 2.2.3 DFLL Status Bit in USB Clock Recovery Mode (Only Applicable to SAM R34 Device Variants) Reference:16193 .	X
2.3 Direct Memory Access Controller (DMAC)	Linked Descriptor	When using many DMA channel, if one of these DMA channels has a linked descriptor, a fetch error can appear on this channel. See 2.3.1 Linked Descriptor Reference:15670 .	X
2.3 Direct Memory Access Controller (DMAC)	Linked Descriptors	When at least one channel using linked descriptors is already active, enabling another DMA channel (with or without linked descriptors) can result in a channel Fetch Error (FERR) or an incorrect descriptor fetch. See 2.3.2 Linked Descriptors Reference:15683 .	X
2.4 96 MHz Fractional Digital Phase Locked Loop (FDPLL96M)	DPLLRRATIO Register	When FDPLL ratio value in the DPLLRRATIO register is changed on the fly, the STATUS.DPLLDRTO will not be set even though the ratio is updated. See 2.4.1 DPLLRRATIO Register Reference:15753 .	X

.....continued			
Module	Feature	Issue Summary	C
2.5 PORT - I/O Pin Controller	PORT Read/Write on Non-Implemented Register	PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB), do not generate a PAC protection error. See 2.5.1 PORT Read/Write on Non-Implemented Register Reference:15611 .	X
2.5 PORT - I/O Pin Controller	Pull-up and Pull-down Configurations on PA24 and PA25 Pins	On PA24 and PA25 pins, the pull-up and pull-down configuration is not disabled automatically when alternative pin function is enabled. See 2.5.2 Pull-up and Pull-down Configurations on PA24 and PA25 Pins Reference:15581 .	X
2.6 Supply Controller (SUPC)	Buck Converter Mode	Digital Phase-Locked Loop (FDPLL96M) and Digital Frequency-Locked Loop (DFLL48M) PLL's cannot be used with main voltage regulator in Buck converter mode. See 2.6.1 Buck Converter Mode Reference: CHIP003-311 & CHIP003-314 .	X
2.6 Supply Controller (SUPC)	Buck Converter as a Main Voltage Regulator	When Buck converter is set as main voltage regulator (SUPC.VREG.SEL=1), the microcontroller can freeze when leaving Standby mode. See 2.6.2 Buck Converter as a Main Voltage Regulator Reference:15264 .	X
2.7 Analog-to-Digital Controller (ADC)	ADC Result in Unipolar Mode	The LSB of ADC result is stuck at zero in Unipolar mode for 8-bit and 10-bit resolution. See 2.7.1 ADC Result in Unipolar Mode Reference:14431 .	X
2.7 Analog-to-Digital Controller (ADC)	Free-Running Mode	In Standby Sleep mode when the ADC is in free-running mode (CTRLC.FREERUN=1) and the RUNSTDBY bit is set to 0 (CTRLA.RUNSTDBY=0), the ADC keeps requesting its generic clock. See 2.7.2 Free-Running Mode Reference:15463 .	X
2.7 Analog-to-Digital Controller (ADC)	SYNCBUSY.SWTRIG Bit	ADC SYNCBUSY.SWTRIG get stuck to one after wake-up from Standby Sleep mode. See 2.7.3 SYNCBUSY.SWTRIG Bit Reference:16027 .	X
2.8 Timer/Counter (TC)	SYNCBUSY Flag	When clearing the STATUS.PERBUFV flag / STATUS.CCBUFx flag, the SYNCBUSY flag is released before the PERBUF / CCBUFx register is restored to its appropriate value. See 2.8.1 SYNCBUSY Flag Reference:15056 .	X

.....continued			
Module	Feature	Issue Summary	C
2.9 Timer/Counter for Control Applications (TCC)	Advance Capture Mode	Advance Capture mode (CAPTMIN CAPTMAX LOCMIN LOCMAx DERIV0) doesn't work if an upper channel is not in one of these modes. See 2.9.1 Advance Capture Mode Reference:14817 .	X
2.9 Timer/Counter for Control Applications (TCC)	SYNCBUSY Flag	When clearing the STATUS.xxBUFV flag, SYNCBUSY is released before the register is restored to its appropriate value. See 2.9.2 SYNCBUSY Flag Reference:15057 .	X
2.9 Timer/Counter for Control Applications (TCC)	MAX Capture Mode	In Capture mode while using max Capture mode, with the timer set in Up-Counting mode, if an input event occurred within two cycles before TOP, the value captured is zero instead of TOP. See 2.9.3 MAX Capture Mode Reference:15059 .	X
2.9 Timer/Counter for Control Applications (TCC)	Dithering Mode	Using TCC in Dithering mode with external retrigger events can lead to unexpected stretch of right aligned pulses or shrink of left aligned pulses. See 2.9.4 Dithering Mode Reference:15625 .	X
2.10 Serial Communication Interface (SERCOM)	USART in Auto-Baud Mode	In USART Auto-Baud mode, missing stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors. See 2.10.1 USART in Auto-Baud Mode Reference:13852 .	X
2.10 Serial Communication Interface (SERCOM)	SDA and SCL Fall Time	When configured in HS or FastMode+, SDA and SCL fall times are shorter than I2C specification requirement and can lead to reflection. See 2.10.2 SDA and SCL Fall Time Reference:16225 .	X
2.11 External Interrupt Controller (EIC)	EIC_ASYNC Register	Access to the EIC_ASYNC register in 8-bit or 16-bit mode is not functional. See 2.11.1 EIC_ASYNC Register Reference:14417 .	X
2.11 External Interrupt Controller (EIC)	Low Level or Rising Edge or Both Edges	When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEx) with the filter enabled (CONFIGn.FILTENx), a spurious flag might appear. See 2.11.2 Low Level or Rising Edge or Both Edges Reference:15278 .	X
2.11 External Interrupt Controller (EIC)	NMI Configuration	Changing the NMI configuration (CONFIGn.SENSEx) on the fly may lead to a false NMI interrupt. See 2.11.3 NMI Configuration Reference:15279 .	X

.....continued			
Module	Feature	Issue Summary	C
2.11 External Interrupt Controller (EIC)	Asynchronous Edge Detection	When the asynchronous edge detection is enabled, and the system is in Standby mode, only the first edge will generate an event. See 2.11.4 Asynchronous Edge Detection Reference:16103 .	X
2.12 True Random Number Generator (TRNG)	Power Consumption in Standby Mode	When TRNG is enabled with configuration CTRL.RUNSTDBY = 0 (disabled during sleep), it could continue to operate resulting in over-consumption (~50uA) in Standby mode. See 2.12.1 Power Consumption in Standby Mode Reference: 14827 .	X
2.13 Event System (EVSYS)	Synchronous Path	Using synchronous, spurious overrun can appear with generic clock for the channel always on. See 2.13.1 Synchronous Path Reference:14532 .	X
2.13 Event System (EVSYS)	Overrun Flag	The acknowledge between an event user and the EVSYS clears the CHSTATUS.CHBUSYn bit before this information is fully propagated in the EVSYS one GCLK_EVSYS_CHANNEL_n clock cycle later which triggers and overrun flag. See 2.13.2 Overrun Flag Reference:14835 .	X

2. Silicon Errata Issues

The following issues apply to the SAM R34/R35 family of devices.

2.1 Device Service Unit (DSU)

2.1.1 Wake-up From Standby Retention Mode Reference:16144

When device is waking from Standby Retention mode, selected alternate function on PA30 (for example, SERCOM) will be lost and it functions as the SWCLK pin and can switch device to Debug mode.

Workaround

Disable the debugger hot plug-in detection by setting the security bit. Security is set by issuing the NVMCTRL SSB command.

2.2 48 MHz Digital Frequency-Locked Loop (DFLL48M)

2.2.1 Write Access to DFLL Register Reference:9905

The DFLL clock must be requested before being configured, otherwise a write access to a DFLL register can freeze the device.

Workaround

Write a zero to the DFLL ONDEMAND bit in the DFLLCTRL register before configuring the DFLL module.

2.2.2 Out of Bounds Interrupt Reference:16192

If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated. These interrupts will be generated even if the final calibration values at DFLL48M lock are not at maximum or minimum, and might therefore be false out of bounds interrupts.

Workaround

Check the lock bits, DFLLLOCKC and DFLLLOCKF, in the OSCCTRL Interrupt Flag Status and Clear register (INTFLAG) are both set before enabling the DFLL_OOB interrupt.

2.2.3 DFLL Status Bit in USB Clock Recovery Mode (Only Applicable to SAM R34 Device Variants) Reference:16193

During the USB Clock Recovery mode, the DFLL status bits in the STATUS register can be wrong after a USB suspend state.

Workaround

Do not monitor the DFLL status bits in the STATUS register during the USB Clock Recovery mode.

2.3 Direct Memory Access Controller (DMAC)

2.3.1 Linked Descriptor Reference:15670

When using many DMA channel, if one of these DMA channels has a linked descriptor, a fetch error can appear on this channel.

Workaround

Do not use linked descriptors, instead make a software link. Replace the channel which used the linked descriptor by a two-channel DMA (with linked descriptor disabled) handled by a two-channel event system:

- DMA channel 0 transfer completion can send a conditional event for DMA channel 1 (through event system with configuration of BTCTRL.EVOSEL=BLOCK for channel 0 and configuration CHCTRLB.EVACT=CBLOCK for channel 1)
- On the transfer complete reception of the DMA channel 0, immediately re-enable the channel 0
- Then DMA channel 1 transfer completion can send a conditional event for DMA channel 0 (through event system with configuration of BTCTRL.EVOSEL=BLOCK for channel 1 and configuration CHCTRLB.EVACT=CBLOCK for channel 0)
- On the transfer complete reception of the DMA channel 1, immediately re-enable the channel 1
- The mechanism can be launched by sending a software event on the DMA channel 0

2.3.2 Linked Descriptors Reference:15683

When at least one channel using linked descriptors is already active, enabling another DMA channel (with or without linked descriptors) can result in a channel Fetch Error (FERR) or an incorrect descriptor fetch.

This happens if the channel number of the channel being enabled is lower than the channel already active.

Workaround

When enabling a DMA channel while other channels using linked descriptors are already active, the channel number of the new channel enabled must be greater than the other channel numbers.

2.4 96 MHz Fractional Digital Phase Locked Loop (FDPLL96M)

2.4.1 DPLLRTIO Register Reference:15753

When FDPLL ratio value in the DPLLRTIO register is changed on the fly, the STATUS.DPLLLDRTO will not be set even though the ratio is updated.

Workaround

Monitor the INTFLAG.DPLLLDRTO instead of STATUS.DPLLLDRTO to get the status for DPLLRTIO update.

2.5 PORT - I/O Pin Controller

2.5.1 PORT Read/Write on Non-Implemented Register Reference:15611

PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB), do not generate a PAC protection error.

Workaround

None.

2.5.2 Pull-up and Pull-down Configurations on PA24 and PA25 Pins Reference:15581

On PA24 and PA25 pins, the pull-up and pull-down configuration is not disabled automatically when alternative pin function is enabled.

Workaround

For PA24 and PA25 pins, the GPIO pull-up and pull-down must be disabled before enabling alternative functions on them.

2.6 Supply Controller (SUPC)

2.6.1 Buck Converter Mode Reference: CHIP003-311 & CHIP003-314

Buck Converter mode is not supported when using FDPLL96M and DFLL48M. As a result, Table 46-7 and Table 47-2 “Active Current Consumption - Active Mode” data for Buck Converter mode with DFLL48M configuration is not valid and must be disregarded.

Workaround

Use the LDO Regulator mode when using FDPLL and DFLL.

2.6.2 Buck Converter as a Main Voltage Regulator Reference:15264

When Buck converter is set as main voltage regulator (SUPC.VREG.SEL=1), the microcontroller can freeze when leaving Standby mode.

Workaround

Enable the main voltage regulator in Standby mode (SUPC.VREG.RUNSTDBY=1) and set the standby in PL0 bit to one (SUPC.VREG.STDBYPL0=1).

Note: When SUPC.VREG.STDBYPL0=1, in Standby Sleep mode, the voltage regulator is used in PL0.

2.7 Analog-to-Digital Controller (ADC)

2.7.1 ADC Result in Unipolar Mode Reference:14431

The LSB of ADC result is stuck at zero in Unipolar mode for 8-bit and 10-bit resolution.

Workaround

Use 12-bit resolution and take only least 8 bits or 10 bits, if necessary.

2.7.2 Free-Running Mode Reference:15463

In Standby Sleep mode when the ADC is in free-running mode (CTRLC.FREERUN=1) and the RUNSTDBY bit is set to 0 (CTRLA.RUNSTDBY=0), the ADC keeps requesting its generic clock.

Workaround

Stop the free-running mode (CTRLC.FREERUN=0) before entering Standby Sleep mode.

2.7.3 SYNCBUSY.SWTRIG Bit Reference:16027

ADC SYNCBUSY.SWTRIG get stuck to one after wake-up from Standby Sleep mode.

Workaround

Ignore ADC SYNCBUSY.SWTRIG status when waking up from Standby Sleep mode. ADC result can be read after INTFLAG.RESRDY is set. To start the next conversion, write a ‘1’ to SWTRIG.START.

2.8 Timer/Counter (TC)

2.8.1 SYNCBUSY Flag Reference:15056

When clearing the STATUS.PERBUFV flag / STATUS.CCBUFx flag, the SYNCBUSY flag is released before the PERBUF / CCBUFx register is restored to its appropriate value.

Workaround

Clear successively twice, the STATUS.PERBUFV flag / STATUS.CCBUFx flag to ensure that, the PERBUF / CCBUFx register value is properly restored before updating it.

2.9 Timer/Counter for Control Applications (TCC)

2.9.1 Advance Capture Mode Reference:14817

Advance Capture mode (CAPTMIN CAPTMAX LOCMIN LOCMAX DERIV0) doesn't work if an upper channel is not in one of these modes, for example, when CC[0]=CAPTMIN, CC[1]=CAPTMAX, CC[2]=CAPTEN, and CC[3]=CAPTEN, CAPTMIN and CAPTMAX won't work.

Workaround

Basic Capture mode must be set in the lower channel and Advance Capture mode in the upper channel.
Example: CC[0]=CAPTEN , CC[1]=CAPTEN , CC[2]=CAPTMIN, CC[3]=CAPTMAX

All capture will be done as expected.

2.9.2 SYNCBUSY Flag Reference:15057

When clearing the STATUS.xxBUFV flag, SYNCBUSY is released before the register is restored to its appropriate value.

Workaround

To ensure that the register value is properly restored before updating this same register through xx or xxBUF with a new value, the STATUS.xxBUFV flag must be cleared twice.

2.9.3 MAX Capture Mode Reference:15059

In Capture mode while using max Capture mode, with the timer set in Up-Counting mode, if an input event occurred within two cycles before TOP the value captured is zero instead of TOP.

Workaround

Two possible options are as follows:

1. If event is controllable, the capture event should not occur when counter is within 2 cycles before TOP value.
2. Use timer in down Counter mode and capture MIN value instead of MAX.

2.9.4 Dithering Mode Reference:15625

Using TCC in Dithering mode with external retrigger events can lead to an unexpected stretch of right-aligned pulses or shrink of left-aligned pulses.

Workaround

Do not use retrigger events or actions when TCC is configured in Dithering mode.

2.10 Serial Communication Interface (SERCOM)

2.10.1 USART in Auto-Baud Mode Reference:13852

In USART Auto-Baud mode, missing stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.

Workaround

None

2.10.2 SDA and SCL Fall Time Reference:16225

When configured in HS or FastMode+, SDA and SCL fall times are shorter than I2C specification requirement and can lead to reflection.

Workaround

When reflection is observed a 100 ohms serial resistor can be added on the impacted line.

2.11 External Interrupt Controller (EIC)

2.11.1 EIC_ASYNC Register Reference:14417

Access to the EIC_ASYNC register in 8-bit or 16-bit mode is not functional.

Workaround

- Writing in 8-bit mode also writes this byte in all bytes of the 32-bit word.
- Writing higher 16-bits also writes the lower 16-bits
- Writing lower 16-bits also writes the higher 16-bits The following two workarounds are available:
- Use 32-bit Write mode
- Write only lower 16-bits (This will write upper 16-bits also, but does not impact the application).

2.11.2 Low Level or Rising Edge or Both Edges Reference:15278

When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEx) with the filter enabled (CONFIGn.FILTENx), a spurious flag might appear for the dedicated pin on the INTFLAG.EXTINT[x] register immediately the EIC is enabled using the CTRLA ENABLE bit.

Workaround

Clear the INTFLAG bit once the EIC is enabled and before enabling the interrupts.

2.11.3 NMI Configuration Reference:15279

Changing the NMI configuration (CONFIGn.SENSEx) on the fly may lead to a false NMI interrupt.

Workaround

Clear the NMIFLAG bit once the NMI has been modified.

2.11.4 Asynchronous Edge Detection Reference:16103

When the asynchronous edge detection is enabled, and the system is in Standby mode, only the first edge will generate an event. The following edges will not generate events until the system wakes up.

Workaround

Asynchronous edge detection does not work; instead, use the synchronous edge detection (ASYNCH.ASYNCH[x]=0). To reduce power consumption when using synchronous edge detection, either set the GCLK_EIC frequency as low as possible or select the ULP32K clock (EIC CTRLA.CKSEL=1).

2.12 True Random Number Generator (TRNG)

2.12.1 Power Consumption in Standby Mode Reference:14827

When TRNG is enabled with configuration CTRL.RUNSTDBY = 0 (disabled during sleep), it could still continue to operate resulting in over-consumption (~50uA) in Standby mode.

Workaround

Disable the TRNG before entering Standby mode.

2.13 Event System (EVSYS)

2.13.1 Synchronous Path Reference:14532

Using synchronous, spurious overrun can appear with generic clock for the channel always on.

Workaround

- Request the generic clock on demand by setting the CHANNEL.ONDEMAND bit to one
- No penalty is introduced

2.13.2 Overrun Flag Reference:14835

The acknowledge between an event user and the EVSYS clears the CHSTATUS.CHBUSYn bit before this information is fully propagated in the EVSYS one GCLK_EVSYS_CHANNEL_n clock cycle later. As a consequence, any generator event occurring on that channel before that extra GCLK_EVSYS_CHANNEL_n clock cycle will trigger the overrun flag.

Workaround

For applications using event generators other than the software event, monitor the OVR flag.

For applications using the software event generator, wait one GCLK_EVSYS_CHANNEL_n clock cycle after the CHSTATUS.CHBUSYn bit is cleared before issuing a software event.

3. Revision History

Revision	Date	Section	Description
A	05/2019	All	Initial Revision

The Microchip Web Site

Microchip provides online support via our web site at <http://www.microchip.com/>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <http://www.microchip.com/>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-4523-4

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address: http://www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820