

# REALTEK

***NOT FOR PUBLIC RELEASE***

**RTL8196E-CG**

## **5-PORT 10/100M ETHERNET ROUTER NETWORK PROCESSOR**

### **DATASHEET**

**(CONFIDENTIAL: Development Partners Only)**

**Rev. 1.0**

**29 June 2012**

**Track ID: JATR-3375-16**



**Realtek Semiconductor Corp.**

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

[www.realtek.com](http://www.realtek.com)

## **COPYRIGHT**

©2012 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

## **DISCLAIMER**

Realtek provides this document ‘as is’, without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

## **TRADEMARKS**

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

## **USING THIS DOCUMENT**

This document is intended for the software engineer’s reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

## **REVISION HISTORY**

| <b>Revision</b> | <b>Release Date</b> | <b>Summary</b> |
|-----------------|---------------------|----------------|
| 1.0             | 2012/06/29          | First release. |

# Table of Contents

|                                                                       |           |
|-----------------------------------------------------------------------|-----------|
| <b>1. GENERAL DESCRIPTION .....</b>                                   | <b>1</b>  |
| <b>2. FEATURES.....</b>                                               | <b>2</b>  |
| <b>3. SYSTEM APPLICATIONS.....</b>                                    | <b>3</b>  |
| <b>4. BLOCK DIAGRAM.....</b>                                          | <b>4</b>  |
| <b>5. PIN ASSIGNMENTS .....</b>                                       | <b>5</b>  |
| 5.1. PACKAGE IDENTIFICATION.....                                      | 5         |
| <b>6. PIN DESCRIPTIONS.....</b>                                       | <b>6</b>  |
| 6.1. CONFIGURATION UPON POWER ON STRAPPING .....                      | 10        |
| 6.2. SHARED I/O PIN MAPPING .....                                     | 11        |
| <b>7. MEMORY CONTROLLER.....</b>                                      | <b>12</b> |
| 7.1. SDR DRAM CONTROL INTERFACE .....                                 | 12        |
| 7.1.1. Features.....                                                  | 12        |
| 7.2. DDR DRAM CONTROLLER .....                                        | 13        |
| 7.2.1. Features.....                                                  | 13        |
| 7.3. SPI FLASH CONTROLLER .....                                       | 13        |
| 7.3.1. Features.....                                                  | 13        |
| 7.3.2. Pin Mode and Definition of Serial and Dual I/O.....            | 13        |
| 7.4. SOFTWARE REGISTER DEFINITIONS .....                              | 14        |
| 7.4.1. Memory Control Register (MCR) (0xB800_1000) .....              | 14        |
| 7.4.2. DRAM Configuration Register (DCR) (0xB800_1004) .....          | 15        |
| 7.4.3. DRAM Timing Register (DTR) (0xB800_1008).....                  | 16        |
| 7.4.4. DDR DRAM Calibration Register (DDCR) (0xB800_1050).....        | 17        |
| 7.4.5. SPI Flash Configuration Register (SFCCR) (0xB800_1200).....    | 18        |
| 7.4.6. SPI Flash Configuration Register 2 (SFCCR2) (0xB800_1204)..... | 18        |
| 7.4.7. SPI Flash Control & Status Register (SFCSR) (0xB800_1208)..... | 19        |
| 7.4.8. SPI Flash Data Register (SFDR) (0xB800_120C) .....             | 20        |
| 7.4.9. SPI Flash Data Register 2 (SFDR2) (0xB800_1210).....           | 20        |
| <b>8. PERIPHERAL AND MISC CONTROLS.....</b>                           | <b>21</b> |
| 8.1. INTERRUPT CONTROL REGISTERS .....                                | 21        |
| 8.1.1. Global Interrupt Mask Register (GIMR) (0x B800_3000) .....     | 21        |
| 8.1.2. Global Interrupt Status Register (GISR) (0x B800_3004).....    | 22        |
| 8.1.3. Interrupt Routing Register 1 (IRR1) (0xB800_300C).....         | 22        |
| 8.1.4. Interrupt Routing Register 2 (IRR2) (0xB800_3010) .....        | 23        |
| 8.1.5. Interrupt Routing Register 3 (IRR3) (0xB800_3014) .....        | 23        |
| 8.2. TIMER .....                                                      | 24        |
| 8.2.1. Timer Control Address Mapping (Base: 0xB800_3100) .....        | 24        |
| 8.2.2. Timer/Counter 0 Data Register (0xB800_3100) .....              | 24        |
| 8.2.3. Timer/Counter 1 Data Register (0xB800_3104) .....              | 24        |
| 8.2.4. Timer/Counter 0 Counter Register (0xB800_3108) .....           | 25        |
| 8.2.5. Timer/Counter 1 Counter Register (0xB800_310C).....            | 25        |
| 8.2.6. Timer/Counter Control Register (0xB800_3110) .....             | 25        |
| 8.2.7. Timer/Counter Interrupt Register (0xB800_3114) .....           | 25        |
| 8.2.8. Clock Division Base Register (0xB800_3118).....                | 26        |
| 8.2.9. Watchdog Timer Control Register (0xB800_311C) .....            | 26        |

|         |                                                                                  |    |
|---------|----------------------------------------------------------------------------------|----|
| 8.3.    | GPIO CONTROL .....                                                               | 27 |
| 8.3.1.  | GPIO Register Set (0xB800_3500).....                                             | 27 |
| 8.3.2.  | GPIO Port A, B, C, D Control Register (PABCD_CNR) (0xB800_3500).....             | 28 |
| 8.3.3.  | GPIO Port A, B, C, D Direction Register (PABCD_DIR) (0xB800_3508).....           | 28 |
| 8.3.4.  | Port A, B, C, D Data Register (PABCD_DAT) (0xB800_350C).....                     | 28 |
| 8.3.5.  | Port A, B, C, D Interrupt Status Register (PABCD_ISR) (0xB800_3510) .....        | 29 |
| 8.3.6.  | Port A, B Interrupt Mask Register (PAB_IMR) (0xB800_3514).....                   | 29 |
| 8.3.7.  | Port C, D Interrupt Mask Register (PCD_IMR) (0xB800_3518).....                   | 30 |
| 8.4.    | GPIO SHARED PIN CONFIGURED MAPPING LIST.....                                     | 31 |
| 8.4.1.  | Shared Pin Register (PIN_MUX_SEL) (0xB800_0040).....                             | 31 |
| 8.4.2.  | Shared Pin Register (PIN_MUX_SEL_2) (0xB800_0044).....                           | 32 |
| 9.      | UART.....                                                                        | 33 |
| 9.1.    | FEATURES .....                                                                   | 33 |
| 9.2.    | INTERFACE PINS.....                                                              | 33 |
| 9.3.    | UART CONTROL REGISTER.....                                                       | 33 |
| 9.3.1.  | UART Control Register Address Mapping (Base: 0xB800_2000).....                   | 33 |
| 9.3.2.  | UART Receiver Buffer Register (DLAB=0) (0xB800_2100, 0xB800_2000).....           | 34 |
| 9.3.3.  | UART Transmitter Holding Register (DLAB=0) (0xB800_2100, 0xB800_2000).....       | 34 |
| 9.3.4.  | UART Divisor Latch LSB (DLAB=1) (0xB800_2100, 0xB800_2000) .....                 | 34 |
| 9.3.5.  | UART Divisor Latch MSB (DLAB=1) (0xB800_2104, 0xB800_2004) .....                 | 34 |
| 9.3.6.  | UART Interrupt Enable Register (DLAB=0) (0xB800_2104, 0xB800_2004) .....         | 35 |
| 9.3.7.  | UART Interrupt Identification Register (0xB800_2108, 0xB800_2008).....           | 35 |
| 9.3.8.  | UART FIFO Control Register (0xB800_2108, 0xB800_2008).....                       | 35 |
| 9.3.9.  | UART Line Control Register (0xB800_210C, 0xB800_200C).....                       | 36 |
| 9.3.10. | UART Modem Control Register (0xB800_2110, 0xB800_2010).....                      | 36 |
| 9.3.11. | UART Line Status Register (0xB800_2114, 0xB800_2014) .....                       | 36 |
| 9.3.12. | UART Modem Status Register (0xB800_2110, 0xB800_2018).....                       | 37 |
| 9.4.    | BAUD RATE .....                                                                  | 37 |
| 10.     | PCI EXPRESS BUS INTERFACE.....                                                   | 38 |
| 10.1.   | PCI EXPRESS TRANSMITTER .....                                                    | 38 |
| 10.2.   | PCI EXPRESS RECEIVER.....                                                        | 38 |
| 10.3.   | PCI EXPRESS HOST MODE .....                                                      | 39 |
| 10.3.1. | PCIe Port 0 Host Mode Extended Register Address Mapping (Base: 0xB8B0_1000)..... | 39 |
| 10.3.2. | PCIe MDIO Register (0xB8B0_1000).....                                            | 39 |
| 10.3.3. | PCIe Interrupt Status Register (0xB8B0_1004).....                                | 39 |
| 10.3.4. | PCIe Power Control Register (0xB8B0_1008).....                                   | 40 |
| 10.3.5. | PCIe IP Configuration Register (0xB8B0_100C).....                                | 40 |
| 10.3.6. | PCIe SRAM BIST Check Register (0xB8B0_1010).....                                 | 40 |
| 11.     | SWITCH CORE CONTROL.....                                                         | 41 |
| 11.1.   | GLOBAL PORT CONTROL REGISTER.....                                                | 41 |
| 11.1.1. | Global Port Control Register Address Mapping (Base: 0xBB80_4000).....            | 41 |
| 11.1.2. | Global MDC/MDIO Command Register (0xBB80_4004).....                              | 41 |
| 11.1.3. | Global MDC/MDIO Status Register (0xBB80_4008).....                               | 42 |
| 11.1.4. | Global Frame Filtering Control Register Address Mapping (Base: 0xBB80_4000)..... | 42 |
| 11.1.5. | Global Broadcast Storm Control Register (0xBB80_4044).....                       | 42 |
| 11.2.   | PER-PORT CONFIGURATION REGISTER.....                                             | 43 |
| 11.2.1. | Port Interface Type Control Register (0xBB80_4100) .....                         | 43 |
| 11.2.2. | Port Configuration Register of Port N (N=0~4) .....                              | 44 |
| 11.2.3. | Port Status Register of Port N (N=0~4) .....                                     | 47 |
| 12.     | GREEN ETHERNET .....                                                             | 48 |
| 12.1.   | CABLE LENGTH POWER SAVING .....                                                  | 48 |

|            |                                           |           |
|------------|-------------------------------------------|-----------|
| 12.2.      | LINK-DOWN POWER SAVING .....              | 48        |
| 12.3.      | ENERGY EFFICIENT ETHERNET (EEE).....      | 48        |
| <b>13.</b> | <b>DC SPECIFICATIONS.....</b>             | <b>49</b> |
| 13.1.      | OPERATING CONDITIONS .....                | 49        |
| 13.2.      | TOTAL POWER CONSUMPTION .....             | 49        |
| 13.3.      | SDR DRAM BUS DC PARAMETERS .....          | 50        |
| 13.4.      | DDR DRAM BUS DC PARAMETERS .....          | 50        |
| 13.5.      | FLASH BUS DC PARAMETERS .....             | 50        |
| 13.6.      | USB v1.1 DC PARAMETERS .....              | 51        |
| 13.7.      | USB v2.0 DC PARAMETERS .....              | 51        |
| 13.8.      | UART DC PARAMETERS .....                  | 51        |
| 13.9.      | GPIO DC PARAMETERS .....                  | 52        |
| 13.10.     | JTAG DC PARAMETERS.....                   | 52        |
| 13.11.     | RESET DC PARAMETERS .....                 | 52        |
| 13.12.     | LED DC PARAMETERS.....                    | 52        |
| <b>14.</b> | <b>AC SPECIFICATIONS.....</b>             | <b>53</b> |
| 14.1.      | CLOCK SIGNAL TIMING.....                  | 53        |
| 14.1.1.    | 25MHz System Clock Timing.....            | 53        |
| 14.1.2.    | 40MHz System Clock Timing.....            | 54        |
| 14.1.3.    | SDR DRAM Clock Timing .....               | 54        |
| 14.2.      | BUS SIGNAL TIMING .....                   | 55        |
| 14.2.1.    | SDR DRAM Bus.....                         | 55        |
| 14.2.2.    | DDR DRAM Bus.....                         | 57        |
| 14.2.3.    | Serial Flash Interface .....              | 59        |
| 14.2.4.    | JTAG Boundary Scan .....                  | 60        |
| 14.2.5.    | Power Configuration Timing.....           | 61        |
| 14.3.      | PCI EXPRESS BUS PARAMETERS.....           | 62        |
| 14.3.1.    | Differential Transmitter Parameters ..... | 62        |
| 14.3.2.    | Differential Receiver Parameters .....    | 63        |
| 14.3.3.    | REFCLK Parameters.....                    | 63        |
| <b>15.</b> | <b>THERMAL CHARACTERISTICS .....</b>      | <b>68</b> |
| 15.1.      | THERMAL OPERATING RANGE .....             | 69        |
| 15.2.      | THERMAL PARAMETERS.....                   | 69        |
| <b>16.</b> | <b>MECHANICAL DIMENSIONS.....</b>         | <b>70</b> |
| <b>17.</b> | <b>ORDERING INFORMATION.....</b>          | <b>71</b> |

## List of Tables

|           |                                                                                   |    |
|-----------|-----------------------------------------------------------------------------------|----|
| TABLE 1.  | PIN DESCRIPTIONS .....                                                            | 6  |
| TABLE 2.  | CONFIGURATION UPON POWER ON STRAPPING .....                                       | 10 |
| TABLE 3.  | SHARED I/O PIN MAPPING .....                                                      | 11 |
| TABLE 4.  | MEMORY CONTROL REGISTER (MCR) (0xB800_1000) .....                                 | 14 |
| TABLE 5.  | DRAM CONFIGURATION REGISTER (DCR) (0xB800_1004) .....                             | 15 |
| TABLE 6.  | DRAM TIMING REGISTER (DTR) (0xB800_1008) .....                                    | 16 |
| TABLE 7.  | DDR DRAM CALIBRATION REGISTER (DDCR) (0xB800_1050) .....                          | 17 |
| TABLE 8.  | SPI FLASH CONFIGURATION REGISTER (SFCR) (0xB800_1200) .....                       | 18 |
| TABLE 9.  | SPI FLASH CONFIGURATION REGISTER 2 (SPCR2) (0xB800_1204) .....                    | 18 |
| TABLE 10. | SPI FLASH CONTROL & STATUS REGISTER (SFCSR) (0xB800_1208) .....                   | 19 |
| TABLE 11. | SPI FLASH DATA REGISTER (SFDR) (0xB800_120C) .....                                | 20 |
| TABLE 12. | SPI FLASH DATA REGISTER 2 (SFDR2) (0xB800_1210) .....                             | 20 |
| TABLE 13. | INTERRUPT CONTROL REGISTER ADDRESS MAPPING (BASE: 0xB800_3000) .....              | 21 |
| TABLE 14. | GLOBAL INTERRUPT MASK REGISTER (GIMR) (0x B800_3000) .....                        | 21 |
| TABLE 15. | GLOBAL INTERRUPT STATUS REGISTER (GISR) (0x B800_3004) .....                      | 22 |
| TABLE 16. | INTERRUPT ROUTING REGISTER 1 (IRR1) (0xB800_300C) .....                           | 22 |
| TABLE 17. | INTERRUPT ROUTING REGISTER 2 (IRR2) (0xB800_3010) .....                           | 23 |
| TABLE 18. | INTERRUPT ROUTING REGISTER 3 (IRR3) (0xB800_3014) .....                           | 23 |
| TABLE 19. | TIMER CONTROL ADDRESS MAPPING (BASE: 0xB800_3100) .....                           | 24 |
| TABLE 20. | TIMER/COUNTER 0 DATA REGISTER (0xB800_3100) .....                                 | 24 |
| TABLE 21. | TIMER/COUNTER 1 DATA REGISTER (0xB800_3104) .....                                 | 24 |
| TABLE 22. | TIMER/COUNTER 0 COUNTER REGISTER (0xB800_3108) .....                              | 25 |
| TABLE 23. | TIMER/COUNTER 1 COUNTER REGISTER (0xB800_310C) .....                              | 25 |
| TABLE 24. | TIMER/COUNTER CONTROL REGISTER (0xB800_3110) .....                                | 25 |
| TABLE 25. | TIMER/COUNTER INTERRUPT REGISTER (0xB800_3114) .....                              | 25 |
| TABLE 26. | CLOCK DIVISION BASE REGISTER (0xB800_3118) .....                                  | 26 |
| TABLE 27. | WATCHDOG TIMER CONTROL REGISTER (0xB800_311C) .....                               | 26 |
| TABLE 28. | GPIO REGISTER SET (0xB800_3500) .....                                             | 27 |
| TABLE 29. | GPIO PORT A, B, C, D CONTROL REGISTER (PABCD_CN) (0xB800_3500) .....              | 28 |
| TABLE 30. | GPIO PORT A, B, C, D DIRECTION REGISTER (PABCD_DIR) (0xB800_3508) .....           | 28 |
| TABLE 31. | PORT A, B, C, D DATA REGISTER (PABCD_DAT) (0xB800_350C) .....                     | 28 |
| TABLE 32. | PORT A, B, C, D INTERRUPT STATUS REGISTER (PABCD_ISR) (0xB800_3510) .....         | 29 |
| TABLE 33. | PORT A, B INTERRUPT MASK REGISTER (PAB_IMR) (0xB800_3514) .....                   | 29 |
| TABLE 34. | PORT C, D INTERRUPT MASK REGISTER (PCD_IMR) (0xB800_3518) .....                   | 30 |
| TABLE 35. | SHARED PIN REGISTER (PIN_MUX_SEL) (0xB800_0040) .....                             | 31 |
| TABLE 36. | SHARED PIN REGISTER (PIN_MUX_SEL_2) (0xB800_0044) .....                           | 32 |
| TABLE 37. | UART CONTROL INTERFACE PINS .....                                                 | 33 |
| TABLE 38. | UART CONTROL REGISTER ADDRESS MAPPING (BASE: 0xB800_2000) .....                   | 33 |
| TABLE 39. | UART RECEIVER BUFFER REGISTER (DLAB=0) (0xB800_2100, 0xB800_2000) .....           | 34 |
| TABLE 40. | UART TRANSMITTER HOLDING REGISTER (DLAB=0) (0xB800_2100, 0xB800_2000) .....       | 34 |
| TABLE 41. | UART DIVISOR LATCH LSB (DLAB=1) (0xB800_2100, 0xB800_2000) .....                  | 34 |
| TABLE 42. | UART DIVISOR LATCH MSB (DLAB=1) (0xB800_2104, 0xB800_2004) .....                  | 34 |
| TABLE 43. | UART INTERRUPT ENABLE REGISTER (DLAB=0) (0xB800_2104, 0xB800_2004) .....          | 35 |
| TABLE 44. | UART INTERRUPT IDENTIFICATION REGISTER (0xB800_2108, 0xB800_2008) .....           | 35 |
| TABLE 45. | UART FIFO CONTROL REGISTER (0xB800_2108, 0xB800_2008) .....                       | 35 |
| TABLE 46. | UART LINE CONTROL REGISTER (0xB800_210C, 0xB800_200C) .....                       | 36 |
| TABLE 47. | UART MODEM CONTROL REGISTER (0xB800_2110, 0xB800_2010) .....                      | 36 |
| TABLE 48. | UART LINE STATUS REGISTER (0xB800_2114, 0xB800_2014) .....                        | 36 |
| TABLE 49. | UART MODEM STATUS REGISTER (0xB800_2110, 0xB800_2018) .....                       | 37 |
| TABLE 50. | DIVISOR LATCH VALUE EXAMPLES .....                                                | 37 |
| TABLE 51. | PCIe PORT 0 HOST MODE EXTENDED REGISTER ADDRESS MAPPING (BASE: 0xB8B0_1000) ..... | 39 |
| TABLE 52. | PCIe MDIO REGISTER (0xB8B0_1000) .....                                            | 39 |

|           |                                                                                  |    |
|-----------|----------------------------------------------------------------------------------|----|
| TABLE 53. | PCIe INTERRUPT STATUS REGISTER (0xB8B0_1004).....                                | 39 |
| TABLE 54. | PCIe POWER CONTROL REGISTER (0xB8B0_1008).....                                   | 40 |
| TABLE 55. | PCIe IP CONFIGURATION REGISTER (0xB8B0_100C).....                                | 40 |
| TABLE 56. | PCIe SRAM BIST CHECK REGISTER (0xB8B0_1010).....                                 | 40 |
| TABLE 57. | GLOBAL PORT CONTROL REGISTER ADDRESS MAPPING (BASE: 0xBB80_4000) .....           | 41 |
| TABLE 58. | GLOBAL MDC/MDIO COMMAND REGISTER (0xBB80_4004).....                              | 41 |
| TABLE 59. | GLOBAL MDC/MDIO STATUS REGISTER (0xBB80_4008) .....                              | 42 |
| TABLE 60. | GLOBAL FRAME FILTERING CONTROL REGISTER ADDRESS MAPPING (BASE: 0xBB80_4000)..... | 42 |
| TABLE 61. | GLOBAL BROADCAST STORM CONTROL REGISTER (0xBB80_4044) .....                      | 42 |
| TABLE 62. | PER-PORT CONFIGURATION REGISTER ADDRESS MAPPING (BASE: 0xBB80_4100).....         | 43 |
| TABLE 63. | PORT INTERFACE TYPE CONTROL REGISTER (0xBB80_4100).....                          | 43 |
| TABLE 64. | PORT CONFIGURATION REGISTER OF PORT N (N=0~4).....                               | 44 |
| TABLE 65. | PORT STATUS REGISTER OF PORT N (N=0~4) .....                                     | 47 |
| TABLE 66. | OPERATING CONDITIONS.....                                                        | 49 |
| TABLE 67. | TOTAL POWER CONSUMPTION.....                                                     | 49 |
| TABLE 68. | SDR DRAM BUS DC PARAMETERS.....                                                  | 50 |
| TABLE 69. | DDR DRAM BUS DC PARAMETERS .....                                                 | 50 |
| TABLE 70. | FLASH BUS DC PARAMETERS .....                                                    | 50 |
| TABLE 71. | USB v1.1 DC PARAMETERS.....                                                      | 51 |
| TABLE 72. | USB v2.0 DC PARAMETERS.....                                                      | 51 |
| TABLE 73. | UART DC PARAMETERS.....                                                          | 51 |
| TABLE 74. | GPIO DC PARAMETERS .....                                                         | 52 |
| TABLE 75. | JTAG DC PARAMETERS.....                                                          | 52 |
| TABLE 76. | RESET DC PARAMETERS .....                                                        | 52 |
| TABLE 77. | LED DC PARAMETERS.....                                                           | 52 |
| TABLE 78. | 25MHz SYSTEM CLOCK TIMING .....                                                  | 53 |
| TABLE 79. | 40MHz SYSTEM CLOCK TIMING .....                                                  | 54 |
| TABLE 80. | SDR DRAM CLOCK TIMING.....                                                       | 54 |
| TABLE 81. | SDR DRAM INPUT TIMING .....                                                      | 55 |
| TABLE 82. | SDR DRAM OUTPUT TIMING .....                                                     | 55 |
| TABLE 83. | SDR DRAM ACCESS CONTROL TIMING .....                                             | 56 |
| TABLE 84. | DDR DRAM INPUT TIMING .....                                                      | 57 |
| TABLE 85. | DDR DRAM OUTPUT TIMING .....                                                     | 57 |
| TABLE 86. | DDR DRAM ACCESS CONTROL TIMING.....                                              | 58 |
| TABLE 87. | SERIAL FLASH INTERFACE OUTPUT TIMING .....                                       | 59 |
| TABLE 88. | SERIAL FLASH INTERFACE INPUT TIMING.....                                         | 59 |
| TABLE 89. | JTAG BOUNDARY SCAN INTERFACE TIMING VALUES .....                                 | 60 |
| TABLE 90. | DIFFERENTIAL TRANSMITTER PARAMETERS .....                                        | 62 |
| TABLE 91. | DIFFERENTIAL RECEIVER PARAMETERS .....                                           | 63 |
| TABLE 92. | REFCLK PARAMETERS.....                                                           | 63 |
| TABLE 93. | THERMAL OPERATING RANGE.....                                                     | 69 |
| TABLE 94. | THERMAL PARAMETERS .....                                                         | 69 |
| TABLE 95. | ORDERING INFORMATION.....                                                        | 71 |

---

## List of Figures

---

|            |                                                                          |    |
|------------|--------------------------------------------------------------------------|----|
| FIGURE 1.  | BLOCK DIAGRAM .....                                                      | 4  |
| FIGURE 2.  | PIN ASSIGNMENTS .....                                                    | 5  |
| FIGURE 3.  | TYPICAL CONNECTION TO A CRYSTAL .....                                    | 53 |
| FIGURE 4.  | TYPICAL CONNECTION TO AN OSCILLATOR .....                                | 53 |
| FIGURE 5.  | SDR DRAM CLOCK SPECIFICATIONS-1 .....                                    | 54 |
| FIGURE 6.  | SDR DRAM CLOCK SPECIFICATIONS-2 .....                                    | 54 |
| FIGURE 7.  | SDR DRAM INPUT TIMING .....                                              | 55 |
| FIGURE 8.  | SDR DRAM OUTPUT TIMING .....                                             | 55 |
| FIGURE 9.  | SDR DRAM ACCESS CONTROL TIMING .....                                     | 56 |
| FIGURE 10. | DDR DRAM ACCESS CONTROL TIMING .....                                     | 58 |
| FIGURE 11. | SERIAL FLASH INTERFACE OUTPUT TIMING .....                               | 59 |
| FIGURE 12. | SERIAL FLASH INTERFACE INPUT TIMING .....                                | 59 |
| FIGURE 13. | BOUNDARY-SCAN GENERAL TIMING .....                                       | 60 |
| FIGURE 14. | BOUNDARY-SCAN RESET TIMING .....                                         | 60 |
| FIGURE 15. | POWER UP CONFIGURATION TIMING .....                                      | 61 |
| FIGURE 16. | SINGLE-ENDED MEASUREMENT POINTS FOR ABSOLUTE CROSS POINT AND SWING ..... | 65 |
| FIGURE 17. | SINGLE-ENDED MEASUREMENT POINTS FOR DELTA CROSS POINT .....              | 65 |
| FIGURE 18. | SINGLE-ENDED MEASUREMENT POINTS FOR RISE AND FALL TIME MATCHING .....    | 65 |
| FIGURE 19. | DIFFERENTIAL MEASUREMENT POINTS FOR DUTY CYCLE AND PERIOD .....          | 66 |
| FIGURE 20. | DIFFERENTIAL MEASUREMENT POINTS FOR RISE AND FALL TIME .....             | 66 |
| FIGURE 21. | DIFFERENTIAL MEASUREMENT POINTS FOR RINGBACK .....                       | 67 |
| FIGURE 22. | REFERENCE CLOCK SYSTEM MEASUREMENT POINT AND LOADING .....               | 67 |

---

## 1. General Description

The RTL8196E-CG is an integrated System-on-a-Chip (SoC) Application Specific Integrated Circuit (ASIC) L2 5-Port Ethernet switch. An RLX4181 CPU is embedded and the clock rate can be up to 400MHz. To improve computational performance, a 16Kbyte I-Cache, 8Kbyte D-Cache, 16Kbyte I-MEM, and 8Kbyte D-MEM are provided. A standard 5-signal P1149.1 compliant EJTAG test interface is supported for CPU testing and software development.

The RTL8196E provides five ports (ports 0~4), integrated with five physical layer transceivers for 10Base-T and 100Base-TX. Each port of the RTL8196E may be configured as a LAN or WAN port.

The RTL8196E supports flexible IEEE 802.3x full-duplex flow control and optional half-duplex backpressure control. For full-duplex, standard IEEE 803.3x flow control will enable pause ability only when both sides of UTP have auto-negotiation ability and have enabled pause ability. The RTL8196E also provides optional forced mode IEEE 802.3x full-duplex flow control. Based on optimized packet memory management, the RTL8196E is capable of Head-Of-Line blocking prevention.

**L2 Switch Features:** The RTL8196E contains a 1024-entry address look-up table with a 10-bit 4-way XOR hashing algorithm for address searching and learning. Auto-aging of each entry is provided and the aging time is around 300~450 seconds.

The RTL8196E supports IEEE 802.3az, also known as Energy Efficient Ethernet (EEE). IEEE 802.3az operates with the IEEE 802.3 Media Access Control (MAC) Sublayer to support operation in Low Power Idle mode. When the Ethernet network is in low link utilization, EEE allows systems on both sides of the link to save power. Green Ethernet power saving provides: link-on and dynamic detection of cable length, and dynamic adjustment of power required for the detected cable length. This feature provides high performance with minimum power consumption. The RTL8196E also implements link-down power saving on a per-port basis, greatly cutting power consumption when the network cable is disconnected.

For peripheral interfaces, two 16550-compatible UARTs are supported, and a 16-byte FIFO buffer is provided. USB OTG (On-The-Go) controllers are embedded in the RTL8196E to provide OTG functionality. In addition, one USB PHY is embedded in the RTL8196E.

An MDI/MDIX auto crossover function is supported. For accessing high-speed devices, the RTL8196E provides one PCI Express host to access a PCI Express interface.

The RTL8196E requires only a single 25MHz crystal or 40MHz clock input for the system PLL. The RTL8196E also has two hardware timers and one watchdog timer to provide accurate timing and watchdog functionality. For extension and flexibility, the RTL8196E supports up to 16 GPIO pins.

The RTL8196E is provided in a Low Profile Plastic Quad Flat Package, 128-Lead (LQFP128) package and requires only a 3.3V external power supply. The built-in SWR or LDO 3.3V to 1.0V can be used for the RTL8196E system core power.

## 2. Features

### ■ SOC

- ◆ Embedded RISC CPU, RLX4181 with 16Kbyte I-Cache, 8Kbyte D-Cache, 16Kbyte I-MEM, 8Kbyte D-MEM
- ◆ Supports MIPS-1 ISA, MIPS16 ISA
- ◆ Clock Rate: 400MHz
- ◆ Provides a standard P1149.1 EJTAG test port
- ◆ Supports RLX4181 CPU suspend mode

### ■ L2 Capabilities

- ◆ Five Ethernet MAC switch with five IEEE 802.3 10/100M physical layer transceivers
- ◆ Non-blocking wire-speed reception and transmission and non-head-of-line-blocking/forwarding
- ◆ Internal 256Kbit SRAM for packet buffering
- ◆ Internal 1024 entry 4-way hash L2 look-up table
- ◆ Supports source and destination MAC address filtering

### ■ CPU Interface (NIC)

- ◆ Supports BSD mbuf-like packet structure with adjustable cluster size (128-byte to 2Kbyte) to provide optimum memory utilization
- ◆ The NIC DMA supports multiple-descriptor-ring architecture for QoS applications

### ■ Peripheral Interfaces

- ◆ Supports PCI Express Host with integrated PHY
- ◆ One PCI Express PHY embedded

- ◆ Supports one-port USB
  - USB 2.0 Host or Device
- ◆ One USB PHY embedded
- ◆ Supports two 16550 UARTs
- ◆ Supports up to 16 GPIO pins

### ■ Memory Interfaces

- ◆ Serial Flash (SPI Type)
  - Supports one bank and dual I/O channels for SPI Flash application
  - Each Flash bank could be configured as 256K/512K/1M/2M/4M/8M/16M Bytes
  - Boot up from SPI flash is supported
- ◆ SDR DRAM
  - Supports one SDR DRAM bank; each can be configured as 2M/4M/8M/16M/32M/64Mbyte
  - 16-bit SDR DRAM data bus supported
- ◆ DDR1 DRAM
  - Supports one DDR1 DRAM bank that can be configured as 16M/32M/64M/128Mbytes
  - 16-bit DDR1 DRAM data bus supported. System totally supports up to 128Mbyte DDR1 DRAM memory space
- ◆ DDR2 DRAM
  - Supports one DDR2 DRAM bank that can be configured as 32M/64M/128Mbyte
  - 16-bit DDR2 DRAM data bus supported. System totally supports up to 128Mbyte DDR2 DRAM memory space

### ■ Supports Green Ethernet


- ◆ Cable length power saving
- ◆ Link down power saving

- Supports IEEE 802.3az Energy Efficient Ethernet ability for 100Base-TX in full duplex operation and 10Base-T in full/half duplex mode
- Other Added-Value Features
  - ◆ Supports Link Down Power Saving in Ethernet PHYceivers
  - ◆ Supports two hardware timers and one watchdog timer
  - ◆ Per-port configurable auto-crossover function
- ◆ Built-in internal ROM booting
- ◆ Single 25MHz crystal or 40MHz clock input
- Built-in SWR/LDO
  - ◆ LDO for DDR1/DDR2
    - DDR1 DRAM: 3.3V to 2.5V
    - DDR2 DRAM: 3.3V to 1.8V
  - ◆ SWR or LDO for Core Power
    - SWR or LDO 3.3V to 1.0V
- LQFP128 package

### 3. System Applications

- IEEE 802.11b/g/n AP/Router
- IEEE 802.11a/b/g/n Dualband Concurrent Router
- Wired Router

## 4. Block Diagram



**Figure 1. Block Diagram**

## 5. Pin Assignments




Figure 2. Pin Assignments

### 5.1. Package Identification

Green package is indicated by the 'G' in GXXXX (Figure 2).

## 6. Pin Descriptions

In this section the following abbreviations are used:

Upon Reset: Defined as a short time after the end of a hardware reset.

After Reset: Defined as the time after the specified 'Upon Reset' time.

|                                        |                                                                    |
|----------------------------------------|--------------------------------------------------------------------|
| I: Input                               | AI: Analog Input                                                   |
| O: Output                              | AO: Analog Output                                                  |
| I/O: Bi-Directional Input/Output       | AI/O: Analog Bi-Directional Input/Output                           |
| P: Digital Power                       | AP: Analog Power                                                   |
| G: Digital Ground                      | AG: Analog Ground                                                  |
| IPD: Input Pin With Pull-Down Resistor | IPU: Input Pin With Pull-Up Resistor;<br>(Typical Value = 75K Ohm) |

**Table 1. Pin Descriptions**

| Pin Name                               | Pin No.                                                              | Type | Description                                                                           |
|----------------------------------------|----------------------------------------------------------------------|------|---------------------------------------------------------------------------------------|
| <b>Clock &amp; Reset</b>               |                                                                      |      |                                                                                       |
| XI                                     | 111                                                                  | I    | 25MHz Crystal Clock, 25MHz External clock Input, or 40MHz External Clock Input.       |
| XO                                     | 110                                                                  | O    | 25MHz Crystal Clock Output.                                                           |
| RESET#                                 | 118                                                                  | I    | System External Reset.                                                                |
| <b>10/100M Ethernet Physical Layer</b> |                                                                      |      |                                                                                       |
| TXOP_P[4:0]<br>TXON_P[4:0]             | 26, 24, 15, 13, 5<br>27, 23, 16, 12, 6                               | AO   | 10/100M Ethernet Physical Layer Transmit Pair.<br>For differential data transmission. |
| RXIP_P[4:0]<br>RXIN_P[4:0]             | 28, 22, 18, 11, 7<br>29, 21, 19, 10, 8                               | AI   | 10/100M Ethernet Physical Layer Receive Pair.<br>For differential data reception.     |
| <b>Memory Interface</b>                |                                                                      |      |                                                                                       |
| MD[15:0]                               | 78, 77, 76, 75, 74, 73,<br>72, 71, 55, 56, 57, 58,<br>59, 60, 61, 62 | I/O  | Data for DDR DRAM and SDR DRAM.                                                       |
| MA[13:0]                               | 47, 37, 38, 39, 42, 43,<br>44, 45, 46, 48, 49, 50,<br>51, 52         | O    | Address for DDR DRAM and SDR DRAM                                                     |
| <b>SDR DRAM Control</b>                |                                                                      |      |                                                                                       |
| MCLK                                   | 65                                                                   | O    | SDR DRAM Clock.                                                                       |
| MCLKE                                  | 85                                                                   | O    | SDR DRAM Clock Enable.                                                                |
| MCS0#                                  | 83                                                                   | O    | SDR DRAM Chip Select 0.                                                               |
| BS[1:0]                                | 35, 36                                                               | O    | SDR DRAM Chip Bank Select [1:0].                                                      |
| RAS#                                   | 80                                                                   | O    | Raw Address Strobe (RAS#) for SDR DRAM.                                               |
| CAS#                                   | 81                                                                   | O    | Column Address Strobe for SDR DRAM.                                                   |

| Pin Name                        | Pin No.    | Type            | Description                                                                                                                       |
|---------------------------------|------------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------|
| WE#                             | 82         | O               | Write Enable for SDR DRAM.                                                                                                        |
| LDQM                            | 54         | O               | Lower Data Mask Output to SDR DRAM.<br>Corresponds to D[7:0]                                                                      |
| UDQM                            | 69         | O               | Upper Data Mask Output to SDR DRAM.<br>Corresponds to D[15:8]                                                                     |
| <b>DDR DRAM Control</b>         |            |                 |                                                                                                                                   |
| MCLK                            | 65         | O               | DDR DRAM Differential Clock.                                                                                                      |
| MCLK#                           | 66         | O               | DDR DRAM Differential Clock.                                                                                                      |
| MCLKE                           | 85         | O               | DDR DRAM Clock Enable.                                                                                                            |
| MCS0#                           | 83         | O               | DDR DRAM Chip Select 0.                                                                                                           |
| BS[2:0]                         | 84, 35, 36 | O               | DDR DRAM Chip Bank Select [2:0].                                                                                                  |
| RAS#                            | 80         | O               | Raw Address Strobe (RAS#) for DDR DRAM.                                                                                           |
| CAS#                            | 81         | O               | Column Address Strobe for DDR DRAM.                                                                                               |
| WE#                             | 82         | O               | Write Enable for DDR DRAM.                                                                                                        |
| LDQM                            | 54         | O               | Lower Data Mask Output to DDR DRAM.<br>Corresponds to D[7:0]                                                                      |
| UDQM                            | 69         | O               | Upper Data mask output to DDR DRAM.<br>Corresponds to D[15:8]                                                                     |
| DDR_LDQS                        | 63         | O               | Lower Data Strobe to DDR DRAM.<br>Corresponds to D[7:0]                                                                           |
| DDR_UDQS                        | 70         | O               | Upper Data strobe to DDR DRAM.<br>Corresponds to D[15:8]                                                                          |
| VREF                            | 34         | AI              | Voltage Reference 1.25V for DDR1.<br>Voltage Reference 0.9V for DDR2.                                                             |
| DDR_ODT                         | 86         | O               | DDR2 On-Die Termination.<br>ODT (registered HIGH) enables termination resistance internal to the DDR2 DRAM.                       |
| <b>Serial SPI Flash Control</b> |            |                 |                                                                                                                                   |
| SF_CS0#                         | 123        | O               | SPI Serial Flash Chip Select 0.                                                                                                   |
| SF_SDIO[1:0]                    | 122, 121   | I/O             | SPI Serial Flash Serial Data Input/Output.                                                                                        |
| SF_SCK                          | 120        | O               | SPI Serial Flash Serial Clock Output.<br>SF_SDI will be driven on the falling edge.<br>SF_SDO will be latched on the rising edge. |
| <b>UART</b>                     |            |                 |                                                                                                                                   |
| U0_TX                           | 125        | O               | Data Transmit Serial Output of UART0.                                                                                             |
| U0_RX                           | 126        | I <sub>PU</sub> | Data Receive Serial Input of UART0.                                                                                               |
| U1_TX                           | 1          | O               | Data Transmit Serial Output of UART1.                                                                                             |
| U1_RX                           | 127        | I <sub>PU</sub> | Data Receive Serial Input of UART1.                                                                                               |
| U1_RTS#                         | 128        | O               | Request to Send of UART1.                                                                                                         |
| U1_CTS#                         | 2          | I               | Clear to Send of UART1.                                                                                                           |
| <b>JTAG</b>                     |            |                 |                                                                                                                                   |
| JTAG_TCK                        | 127        | I <sub>PU</sub> | JTAG Test Clock.                                                                                                                  |
| JTAG_TMS                        | 2          | I <sub>PU</sub> | JTAG Test Mode Select.                                                                                                            |
| JTAG_TDO                        | 1          | O               | JTAG Test Data Output.                                                                                                            |
| JTAG_TDI                        | 128        | I <sub>PU</sub> | JTAG Test Data In.                                                                                                                |

| Pin Name                     | Pin No.                              | Type | Description                                                                                          |
|------------------------------|--------------------------------------|------|------------------------------------------------------------------------------------------------------|
| <b>LED</b>                   |                                      |      |                                                                                                      |
| LED_PORT[4:0]                | 116, 118, 115, 114, 117              | O    | Ethernet LED.<br>Link/Activity Status of 5 ports (Low Active).                                       |
| <b>GPIO</b>                  |                                      |      |                                                                                                      |
| GPIOA[7:4]<br>GPIOA2         | 126, 1, 128, 2<br>127                | I/O  | GPIO Port A.                                                                                         |
| GPIOB[6:0]                   | 116, 118, 115, 114, 117,<br>124, 125 | I/O  | GPIO Port B.                                                                                         |
| GPIOC6<br>GPIOC[3:1]         | 123<br>122, 121, 120                 | I/O  | GPIO Port C.                                                                                         |
| <b>USB Host 2.0</b>          |                                      |      |                                                                                                      |
| USB_DP                       | 98                                   | AI/O | USB Host/OTG Device Data Plus Pin.                                                                   |
| USB_DN                       | 99                                   | AI/O | USB Host/OTG Device Data Minus Pin.                                                                  |
| <b>PCI Express Interface</b> |                                      |      |                                                                                                      |
| HS0N0<br>HS0P0               | 101<br>102                           | AO   | Transmitter Differential Pair.                                                                       |
| HS1N0<br>HS1P0               | 106<br>107                           | AI   | Receiver Differential Pair.                                                                          |
| REFCLKN0<br>REFCLKP0         | 104<br>105                           | AO   | Reference Clock Differential Pair.                                                                   |
| PCIE_RST#                    | 124                                  | O    | PCI Express Reset.                                                                                   |
| <b>Reference Voltage</b>     |                                      |      |                                                                                                      |
| IBREF                        | 31                                   | AI   | Reference Voltage for Ethernet PHY.<br>2.5K 1% pull down                                             |
| R12K                         | 113                                  | AI   | Reference Voltage for System.<br>12K 1% pull down                                                    |
| <b>Power &amp; GND</b>       |                                      |      |                                                                                                      |
| VDD33                        | 119                                  | P    | Digital I/O Power Supply 3.3V.                                                                       |
| VDD33_25_18                  | 79, 67, 53, 41                       | P    | Memory I/O Power Supply 3.3V, 2.5V, or 1.8V.<br>SDR DRAM: 3.3V<br>DDR1 DRAM: 2.5V<br>DDR2 DRAM: 1.8V |
| AVDD33                       | 20, 9                                | AP   | Ethernet Analog Power Supply 3.3V.                                                                   |
| AVDD33_PHYPLL                | 30                                   | AP   | Ethernet PHY PLL Power 3.3V.                                                                         |
| VDD10                        | 95, 64, 33, 3                        | P    | Digital Core Power Supply 1.0V.                                                                      |
| AVDD10                       | 25, 14, 4                            | AP   | Ethernet Analog Power Supply 1.0V.                                                                   |
| AVDD33X                      | 109                                  | AP   | 25M Crystal Power 3.3V.                                                                              |
| AVDD33_BG                    | 112                                  | AP   | System Bandgap Power Supply 3.3V.                                                                    |
| AVDD10_PCIE                  | 103                                  | AP   | PCI Express Analog Power Supply 1.0V.                                                                |
| AVDD10_PHYPLL                | 32                                   | AP   | Ethernet PHY PLL Power 1.0V.                                                                         |
| AVDD33_USB                   | 96                                   | AP   | USB 2.0 Analog Power 3.3V.                                                                           |
| AVDD10_USB                   | 97                                   | AP   | USB 2.0 Analog Power 1.0V.                                                                           |
| GND                          | 93, 68, 40, 17                       | G    | System GND.                                                                                          |
| GND_SWR                      | 89                                   | AG   | Switching Regulator GND.                                                                             |
| AGND_PCIE                    | 108                                  | AG   | PCI Express GND.                                                                                     |

| Pin Name                  | Pin No. | Type | Description                                                                                                                                   |
|---------------------------|---------|------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| AGND_USB                  | 100     | AG   | USB GND.                                                                                                                                      |
| <b>SWR &amp; LDO</b>      |         |      |                                                                                                                                               |
| VDD33_LDO                 | 87      | AP   | LDO Power Supply 3.3V Input for DDR.                                                                                                          |
| LDO_OUT                   | 88      | AP   | LDO Output Power for DDR.<br>DDR1 DRAM: 2.5V<br>DDR2 DRAM: 1.8V                                                                               |
| AVDD33_SWR                | 92      | AP   | SWR Power Supply 3.3V Input                                                                                                                   |
| SWR_LX                    | 91, 90  | AP   | SWR Power Supply Output                                                                                                                       |
| SWR_MODE                  | 93      | I    | Power Supply Output Voltage Select<br>0: SWR Output Voltage 1.0V Mode Select<br>1: LDO Output Voltage 1.0V Mode Select                        |
| VDD33_LDO_IN              | 94      | AP   | LDO Power Supply 3.3V Input for Core Power<br>LDO Mode:<br>LDO Power Supply 3.3V Input<br>SWR Mode:<br>This pin should be NC on the SWR Mode. |
| VDD10_LDO_OUT             | 95      | AP   | LDO Power Supply 1.0V Output for Core Power<br>LDO Mode:<br>LDO Power Supply 1.0V Output<br>SWR Mode:<br>Power Supply 1.0V Input              |
| <b>Not Connected Pins</b> |         |      |                                                                                                                                               |
| NC                        | 31      | -    | Not Connected.                                                                                                                                |

## 6.1. Configuration Upon Power On Strapping

All mode configuration pins are internal pull low. The 1.0V digital core power input pin voltage is up to 0.7V on system power-on. The strap data will be latched after a delay of 300ms.

**Table 2. Configuration Upon Power On Strapping**

| H/W Pin Name    | Configuration Name     | Pin No     | Description                                                                                                                                                                                                                                                                                                                                    |
|-----------------|------------------------|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BS1, BS0, U0_TX | ck_cpu_freq_sel[2:0]   | 74, 75, 2  | CPU Clock Configuration.<br>000: 400MHz                      001: 380MHz<br>010: 360MHz                      011: 340MHz<br>100: 320MHz                      101: 300MHz<br>110: 280MHz                      111: 260MHz                                                                                                                       |
| MA11, MA10, MA9 | ck_freq_sel[2:0]       | 77, 78, 80 | DRAM Clock Rate Configuration.<br>000: 156.25MHz                  001: 193.75MHz<br>010: 181.25MHz                  011: Reserved<br>100: Reserved                    101: 125MHz<br>110: Reserved                    111: 168.75MHz                                                                                                           |
| MA2, MA1, MA0   | Bootpinsel[2:0]        | 88, 89, 90 | Boot Pin Selection for the RTL8196E Boot Method.<br>000: SPI                            001: Reserved<br>010: Reserved                    011: Reserved<br>100: ROM booting Mode for SDR/DDR 16MB<br>101: ROM booting Mode for SDR/DDR 32MB<br>110: ROM booting Mode for SDR 8MB or DDR 64MB<br>111: ROM booting Mode for SDR 2MB or DDR 128MB |
| MA6, MA5        | EnOLTautoTestMode[1:0] | 83, 84     | Enable OLT (Auto Test Mode).<br>00: Normal Mode<br>10: Internal MP Test Mode<br>x1: Internal Debug Mode                                                                                                                                                                                                                                        |
| MA3             | DDR_TYPE               | 87         | DDR DRAM Type.<br>0: DDR2<br>1: DDR1                                                                                                                                                                                                                                                                                                           |
| MA4             | External_Reset         | 86         | Enable External Reset Pin.<br>0: Disable<br>1: Enable                                                                                                                                                                                                                                                                                          |
| MA8             | DRAM_TYPE              | 81         | DRAM Type.<br>0: SDR<br>1: DDR                                                                                                                                                                                                                                                                                                                 |
| MA12            | Sel_40M                | 76         | System Clock Source Select.<br>0: 25MHz<br>1: 40MHz                                                                                                                                                                                                                                                                                            |
| MCLKE           | Strap_Testmode         | 126        | Chip Test Mode Select.<br>0: Normal mode<br>1: Test mode                                                                                                                                                                                                                                                                                       |

## 6.2. Shared I/O Pin Mapping

**Table 3. Shared I/O Pin Mapping**

| Pin | GPIO     | Memory   | EJTAG    | LED       | UART    | Reset     |
|-----|----------|----------|----------|-----------|---------|-----------|
| 127 | GPIOA[2] | -        | JTAG_TCK | -         | U1_RX   | -         |
| 2   | GPIOA[4] | -        | JTAG_TMS | -         | U1_CTS# | -         |
| 128 | GPIOA[5] | -        | JTAG_TDI | -         | U1_RTS# | -         |
| 1   | GPIOA[6] | -        | JTAG_TDO | -         | U1_TX   | -         |
| 126 | GPIOA[7] | -        | -        | -         | U0_RX   | -         |
| 125 | GPIOB[0] | -        | -        | -         | U0_TX   | -         |
| 124 | GPIOB[1] | -        | -        | -         | -       | PCIE_RST# |
| 117 | GPIOB[2] | -        | -        | LED_PORT0 | -       | -         |
| 114 | GPIOB[3] | -        | -        | LED_PORT1 | -       | -         |
| 115 | GPIOB[4] | -        | -        | LED_PORT2 | -       | -         |
| 118 | GPIOB[5] | -        | -        | LED_PORT3 | -       | RESET#    |
| 116 | GPIOB[6] | -        | -        | LED_PORT4 | -       | -         |
| 120 | GPIOC[1] | SF_SCK   | -        | -         | -       | -         |
| 121 | GPIOC[2] | SF_SDIO0 | -        | -         | -       | -         |
| 122 | GPIOC[3] | SF_SDIO1 | -        | -         | -       | -         |
| 123 | GPIOC[6] | SF_CS0#  | -        | -         | -       | -         |

## 7. Memory Controller

The RTL8196E integrates a memory control module to access external DDR DRAM , SDR DRAM, and Flash memory.

The interface is designed for DDR-compliant DDR DRAM, and designed for PC133 or PC166-compliant SDR DRAM, and supports auto-refresh mode, which requires a 4096 refresh cycle within 64ms. The DRAM interface supports one chip (MCS0#), and the DRAM size and timing is configurable in registers.

The RTL8196E supports one flash memory chip (SF\_CS0#). The interface supports SPI flash memory. When Flash is used, the system will boot from KSEG1 at virtual address 0xBFC0\_0000 (physical address: 0x1FC0\_0000).

### 7.1. *SDR DRAM Control Interface*

PC100~PC166-compliant SDR DRAM is supported. The SDR DRAM controller supports Auto Refresh mode, which requires a 4096-cycle refresh each 64ms. The RTL8196E provides a maximum of 512Mbit address space (8Mx16x4Banks) and the SDR DRAM size is configurable.

#### 7.1.1. Features

- Interface (Bus Width): 16-bit
- Targeted SDR Frequency: Up to 168MHz
- Supports one Chip Select (MCS0#)
- Supported SDR DRAM Chip Specification:
  - Bank Counts: 2, 4
  - Row Counts: 2K (A0~A10), 4K (A0~A11), 8K (A0~A12)
  - Column Counts: 256 (A0~A7), 512 (A0~A8), 1K (A0~A9), 2K (A0~A9, A11)
- Programmable Timing Parameters: tRAS, tRP, tRCD, tCL, tREFI...

## **7.2. *DDR DRAM Controller***

### **7.2.1. Features**

- Interface (Bus Width): 16-bit
- Targeted DDR Frequency: Up to 193.75MHz
- Supports one Chip Select (MCS0#)
- Supports both DDR1 and DDR2
- Supported DDR DRAM Chip Specification
  - Bank Counts: 8
  - Row Counts: 4K (A0~A11), 8K (A0~A12), 16K (A0~A13)
  - Column Counts: 512 (A0~A8), 1K (A0~A9), 2K (A0~A9, A11), 4K (A0~A9, A11, A12)
- Programmable Timing Parameters: tRAS, tRP, tRCD, tCL, tREFI...

## **7.3. *SPI Flash Controller***

The SPI flash controller is a new design and incorporates new features.

### **7.3.1. Features**

- Targeted SPI flash frequency: Up to 96.875MHz (when DRAM clock is 193.75MHz)
- Supports one chip
- In addition to a programmed I/O interface, also supports a memory-mapped I/O interface for read operation
- Supports Read and Fast Read in memory-mapped I/O mode

### **7.3.2. Pin Mode and Definition of Serial and Dual I/O**

Modes supported on the SPI flash interface:

#### **Serial I/O Mode**

- SDI: Flash chip data input pin
- SDO: Flash chip data output pin

#### **Dual I/O Mode**

- SDIO0 (SDI): Flash chip data bi-directional pin
- SDIO1 (SDO): Flash chip data bi-directional pin

## 7.4. *Software Register Definitions*

### 7.4.1. **Memory Control Register (MCR) (0xB800\_1000)**

This register does not provide byte access.

**Table 4. Memory Control Register (MCR) (0xB800\_1000)**

| Bit  | Name       | Description                                                                                                             | Mode | Default |
|------|------------|-------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31   | DRAMTYPE   | Report the Hardware Strapping Initial Value for DRAM Type.<br>0: SDR DRAM<br>1: DDR DRAM                                | R    | 0B      |
| 30   | BOOTSEL    | Report the Hardware Strapping Initial Value for Boot Flash Type.<br>0: Reserved<br>1: Serial SPI flash                  | R    | 0B      |
| 29   | IPREF      | Enable Instruction Prefetch Function.<br>0: Disable prefetch (also reset buffer status)<br>1: Enable prefetch (4 words) | RW   | 0B      |
| 28   | DPREF      | Enable Data Prefetch Function.<br>0: Disable prefetch (also reset buffer status)<br>1: Enable prefetch (4 words)        | RW   | 0B      |
| 27   | IPREF_MODE | Choose Instruction Prefetch Mode.<br>0: Old prefetch mechanism<br>1: New prefetch mechanism                             | RW   | 0B      |
| 26   | DPREF_MODE | Choose Data Prefetch Mode.<br>0: Old prefetch mechanism<br>1: New prefetch mechanism                                    | RW   | 0B      |
| 25:0 | -          | Reserved.                                                                                                               | -    | -       |

## 7.4.2. DRAM Configuration Register (DCR) (0xB800\_1004)

This register does not provide byte access.

**Table 5. DRAM Configuration Register (DCR) (0xB800\_1004)**

| Bit   | Name     | Description                                                                                                                                                                             | Mode | Default |
|-------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:30 | T_CAS    | CAS Latency.<br>00: Latency=2<br>01: Latency=3<br>10: Latency=2.5 (only used for DDR)<br>11: Latency=4 (only used for DDR)                                                              | RW   | 01B     |
| 29:28 | DBUSWID  | DRAM Bus Width.<br>00: Reserved<br>01: 16 bit (used for DDR, SDR)<br>10: Reserved<br>11: Reserved                                                                                       | RW   | 01B     |
| 27    | DCHIPSEL | DRAM Chip Select.<br>0: CS0#<br>1: CS0# and CS1#                                                                                                                                        | RW   | 1B      |
| 26:25 | ROWCNT   | Row Counts.<br>00: 2K (A0~A10)<br>01: 4K (A0~A11)<br>10: 8K (A0~A12)<br>11: 16K (A0~A13)                                                                                                | RW   | 00B     |
| 24:22 | COLCNT   | Column Counts.<br>000: 256 (A0~A7)<br>001: 512 (A0~A8)<br>010: 1K (A0~A9)<br>011: 2K (A0~A9, A11)<br>100: 4K (A0~A9, A11, A12)<br>101: Reserved<br>110: Reserved<br>111: Reserved       | RW   | 000B    |
| 21    | BSTREF   | Bursted 8 Auto-Refresh Commands (Used for DDR).<br>0: Disable<br>1: Enable                                                                                                              | RW   | 0B      |
| 20    | ARBIT    | Enforce Interface Arbitration Take Effect.<br>0: Reserved<br>1: Take effect                                                                                                             | RW   | 0B      |
| 19    | BANKCNT  | Bank Counts.<br>0: 2 banks (used for SDR)<br>1: 4 banks (used for SDR, DDR)                                                                                                             | RW   | 1B      |
| 18    | FAST_RX  | If RX path turnaround delay is small enough, the memory controller can return read data with reduced latency within 1DRAM clock cycle (used for DDR).<br>0: Normal path<br>1: Fast path | RW   | 0B      |
| 17    | MR_MODE  | Select the Memory Command that Memory Controller Issues (Used for DDR).<br>0: Mode Register<br>1: Extended Mode Register                                                                | RW   | 0B      |
| 16    | DRV_STR  | Drive Strength Setting of DRAM Chip (Used for DDR).<br>For this option to be effective, MR_MODE must be first set to 1.<br>0: Normal<br>1: Reduced                                      | RW   | 0B      |
| 15:0  | -        | Reserved.                                                                                                                                                                               | -    | -       |

### 7.4.3. DRAM Timing Register (DTR) (0xB800\_1008)

This register does not provide byte access.

**Table 6. DRAM Timing Register (DTR) (0xB800\_1008)**

| Bit   | Name        | Description                                                                                                                                                                                    | Mode | Default  |
|-------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------|
| 31:29 | T_RP        | tRP Timing Parameter of DRAM.<br>Basic Unit = 1*DRAM_CLK<br>000: 1 Unit                                                                                                                        | RW   | 111B     |
| 28:26 | T_RCD       | tRCD Timing Parameter of DRAM.<br>Basic Unit = 1*DRAM_CLK<br>000: 1 Unit                                                                                                                       | RW   | 111B     |
| 25:21 | T_RAS       | Minimum T_RAS Timing Parameter of DRAM.<br>Basic Unit = 1*DRAM_CLK<br>00000: 1 Unit                                                                                                            | RW   | 11111B   |
| 20:14 | T_RFC       | tRFC Timing Parameter of DRAM. Refresh row cycle time.<br>Basic Unit = 1*DRAM_CLK<br>0000000: 1 Unit                                                                                           | RW   | 1111100B |
| 13:10 | T_REFI      | tREF Timing Parameter of DRAM. Refresh row interval time.<br>Basic unit = T_REFI_UNIT<br>0000: 1 Unit<br>0001: 2 Units<br>...<br>1111: 16 Units                                                | RW   | 0000B    |
| 9:7   | T_REFI_UNIT | Basic Unit of T_REFI.<br>000: 32 DRAM_CLK<br>001: 64 DRAM_CLK<br>010: 128 DRAM_CLK<br>011: 256 DRAM_CLK<br>100: 512 DRAM_CLK<br>101: 1024 DRAM_CLK<br>110: 2048 DRAM_CLK<br>111: 4096 DRAM_CLK | RW   | 111B     |
| 6:4   | T_WR        | tWR Timing Parameter of DRAM. Write recovery time.<br>Basic Unit = 1*DRAM_CLK<br>000: 1 Unit                                                                                                   | RW   | 111B     |
| 3:0   | -           | Reserved.                                                                                                                                                                                      | -    | -        |

#### 7.4.4. DDR DRAM Calibration Register (DDCR) (0xB800\_1050)

This register does not provide byte access.

**Table 7. DDR DRAM Calibration Register (DDCR) (0xB800\_1050)**

| Bit   | Name             | Description                                                                                                                                                                                                                                                                                                          | Mode | Default |
|-------|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31    | CAL_MODE         | Run-Time Calibration Mode.<br>0: Use analog DLL calibration<br>1: Use digital delay line calibration                                                                                                                                                                                                                 | RW   | 0B      |
| 30    | SW_CAL_RDY       | Ready for Digital Delay Line Calibration.<br>0: Not ready<br>1: Ready                                                                                                                                                                                                                                                | R    | 0B      |
| 29:25 | DQS0_TAP[4:0]    | Selects 32-Tap Delay Line for LDQS, which is Data Strobe for DQ[7:0] Reception.<br>00000: 1 <sup>st</sup> tap<br>00001: 2 <sup>nd</sup> tap<br>...<br>11111: 32 <sup>nd</sup> tap<br><i>Note: 32-tap delay is around 2.5 ns, which is chosen as it is around 1/2 the DDR cycle (1 tap is around 78.125ps).</i>       | RW   | 00000B  |
| 24:20 | DQS1_TAP[4:0]    | Selection of 32-Tap Delay Line for UDQS, which is Data strobe for DQ[15:8] Reception.<br>00000: 1 <sup>st</sup> tap<br>00001: 2 <sup>nd</sup> tap<br>...<br>11111: 32 <sup>nd</sup> tap<br><i>Note: 32-tap delay is around 2.5 ns, which is chosen as it is around 1/2 the DDR cycle (1 tap is around 78.125ps).</i> | RW   | 00000B  |
| 19:15 | DQS0_EN_TAP[4:0] | Selection of 32-Tap Delay Line for the Internal LDQS_EN Window.<br>00000: 1 <sup>st</sup> tap<br>00001: 2 <sup>nd</sup> tap<br>...<br>11111: 32 <sup>nd</sup> tap<br><i>Note: 32-tap delay is around 2.5 ns, which is chosen as it is around 1/2 the DDR cycle (1 tap is around 78.125ps).</i>                       | RW   | 00000B  |
| 14:10 | DQS1_EN_TAP[4:0] | Selection of 32-Tap Delay Line for the Internal UDQS_EN Window.<br>00000: 1 <sup>st</sup> tap<br>00001: 2 <sup>nd</sup> tap<br>...<br>11111: 32 <sup>nd</sup> tap<br><i>Note: 32-tap delay is around 2.5 ns, which is chosen as it is around 1/2 the DDR cycle (1 tap is around 78.125ps).</i>                       | RW   | 00000B  |
| 9:0   | -                | Reserved.                                                                                                                                                                                                                                                                                                            | -    | -       |

### 7.4.5. SPI Flash Configuration Register (SFCR) (0xB800\_1200)

This register does not provide byte access.

**Table 8. SPI Flash Configuration Register (SFCR) (0xB800\_1200)**

| Bit   | Name        | Description                                                                                                                                                                                                                                                                                                                        | Mode | Default |
|-------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:29 | SPI_CLK_DIV | SPI Operating Clock Rate Selection.<br>The value defines the divisor to generate the SPI clock.<br>SPI Clock = (DRAM Clock)/(SPI_CLK_DIV).<br>000: DIV=2                      001: DIV=4<br>010: DIV=6                      011: DIV=8<br>100: DIV=10                    101: DIV=12<br>110: DIV=14                    111: DIV=16 | RW   | 111B    |
| 28    | RBO         | Serial Flash Read Byte Ordering.<br>0: The byte order is from low to high<br>1: The byte order is from high to low                                                                                                                                                                                                                 | RW   | 1B      |
| 27    | WBO         | Serial Flash Write Byte Ordering.<br>0: The byte order is from low to high<br>1: The byte order is from high to low                                                                                                                                                                                                                | RW   | 1B      |
| 26:22 | SPI_TCS     | SPI Chip Deselect Time.<br>Basic unit=1*DRAM clock cycle.<br>00000: 1 Unit                      00001: 2 Units, etc.                                                                                                                                                                                                               | RW   | 11111B  |
| 21:0  | -           | Reserved.                                                                                                                                                                                                                                                                                                                          | -    | -       |

### 7.4.6. SPI Flash Configuration Register 2 (SFCR2) (0xB800\_1204)

This register does not provide byte access.

**Table 9. SPI Flash Configuration Register 2 (SPCR2) (0xB800\_1204)**

| Bit   | Name   | Description                                                                                                                                                                                                                | Mode | Default |
|-------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:24 | SFCMD  | SPI Flash 8-Bit Command Code of a Read Transaction.<br>Example:<br>'Read Data' is 0x03.<br>'Fast Read' is 0x0B.                                                                                                            | RW   | 03H     |
| 23:21 | SFSIZE | SPI Flash Size.<br>000: 128Kbyte                      001: 256Kbyte<br>010: 512Kbyte                      011: 1Mbyte<br>100: 2Mbyte                        101: 4Mbyte<br>110: 8Mbyte                        111: 16Mbyte | RW   | 111B    |
| 20    | RD_OPT | SPI Flash Sequential Access Optimization.<br>0: No optimization<br>1: Optimization for sequential access                                                                                                                   | RW   | 0B      |
| 19:18 | CMD_IO | SPI Flash I/O Mode Selection for the Command Phase of a Read Transaction.<br>00: Serial I/O (8 cycles)                      01: Dual I/O (4 cycles)<br>10: Reserved                                      11: Reserved      | RW   | 00B     |

| Bit   | Name            | Description                                                                                                                                                                                                                                                                                        | Mode | Default |
|-------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 17:16 | ADDR_IO         | SPI Flash I/O Mode Selection for the Address Phase of a Read Transaction.<br>00: Serial I/O (24 cycles)      01: Dual I/O (12 cycles)<br>10: Reserved                      11: Reserved                                                                                                            | RW   | 00B     |
| 15:13 | DUMMY_CYCLES    | SPI Flash Inserted Dummy Cycles for the Dummy Cycle Phase of a Read Transaction.<br>000: 0 Cycle                      001: 2 Cycles<br>010: 4 Cycles                      011: 6 Cycles<br>100: 8 Cycles                      101: 10 Cycles<br>110: 12 Cycles                      111: 14 Cycles | RW   | 000B    |
| 12:11 | DATA_IO         | SPI Flash I/O Mode Selection for the Data Phase of a Read Transaction (Assume 8*N Cycles).<br>00: Serial I/O (8*N cycles)      01: Dual I/O (4*N cycles)<br>10: Reserved                      11: Reserved                                                                                         | RW   | 00B     |
| 10    | HOLD_TILL_SFDR2 | If this bit is '1', it indicates the write operation to this register (SFDR2) will not take effect immediately but will be delayed until another write operation to SFDR2.                                                                                                                         | RW   | 0B      |
| 9:0   | -               | Reserved.                                                                                                                                                                                                                                                                                          | -    | -       |

#### 7.4.7. SPI Flash Control & Status Register (SFCSR) (0xB800\_1208)

This register does not provide byte access.

**Table 10. SPI Flash Control & Status Register (SFCSR) (0xB800\_1208)**

| Bit   | Name     | Description                                                                                                                                                          | Mode | Default |
|-------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31    | SPI_CSB0 | SPI Flash Chip Select 0.<br>0: Active                              1: Not active                                                                                     | RW   | 1B      |
| 30    | SPI_CSB1 | SPI Flash Chip Select 1.<br>0: Active                              1: Not active                                                                                     | RW   | 1B      |
| 29:28 | LEN      | SPI Read/Write Data Length (Unit=Byte).<br>00: 1 Byte                              01: 2 Bytes<br>10: 3 Bytes                              11: 4 Bytes               | RW   | 11B     |
| 27    | SPI_RDY  | SPI Flash Operation Busy Indication Flag.<br>0: Busy (operation in progress)<br>1: Ready (idle or SPI access command is ready)                                       | R    | 1B      |
| 26:25 | IO_WIDTH | SPI Flash I/O Mode Selection of a Transaction.<br>00: Serial I/O                              01: Dual I/O<br>10: Reserved                              11: Reserved | RW   | 00B     |
| 24    | CHIP_SEL | Chip Selection.<br>0: CS0#                                      1: Reserved                                                                                          | RW   | 0B      |
| 23:16 | CMD_BYTE | SPI Flash 8-Bit Command Code of a Transaction (This field is only used in MMIO mode). Example:<br>'Read Data' is 0x03.<br>'Read ID' is 0x9F.                         | RW   | 0B      |
| 15:0  | -        | Reserved.                                                                                                                                                            | -    | -       |

### 7.4.8. SPI Flash Data Register (SFDR) (0xB800\_120C)

This register does not provide byte access.

This configuration register is used for the PIO (Programmed I/O) access mode.

**Table 11. SPI Flash Data Register (SFDR) (0xB800\_120C)**

| Bit   | Name  | Description             | Mode | Default |
|-------|-------|-------------------------|------|---------|
| 31:24 | Data3 | Read/Write Data Byte 3. | RW   | 0B      |
| 23:16 | Data2 | Read/Write Data Byte 2. | RW   | 0B      |
| 15:8  | Data1 | Read/Write Data Byte 1. | RW   | 0B      |
| 7:0   | Data0 | Read/Write Data Byte 0. | RW   | 0B      |

### 7.4.9. SPI Flash Data Register 2 (SFDR2) (0xB800\_1210)

This register does not provide byte access.

This configuration register is intended to be used under MMIO access mode.

**Table 12. SPI Flash Data Register 2 (SFDR2) (0xB800\_1210)**

| Bit   | Name  | Description             | Mode | Default |
|-------|-------|-------------------------|------|---------|
| 31:24 | Data3 | Read/Write Data Byte 3. | RW   | 0B      |
| 23:16 | Data2 | Read/Write Data Byte 2. | RW   | 0B      |
| 15:8  | Data1 | Read/Write Data Byte 1. | RW   | 0B      |
| 7:0   | Data0 | Read/Write Data Byte 0. | RW   | 0B      |

## 8. Peripheral and MISC Controls

### 8.1. *Interrupt Control Registers*

The RTL8196E provides fourteen hardware-interrupt inputs, IRQ2 to IRQ15. The Global Interrupt Mask Register (GIMR) enables/disables an interrupt feature from the Timer, USB, UART, PCIe, Switch Core, or GPIO modules. The Global Interrupt Status Register (GISR) shows the pending interrupt status. The Interrupt Routing Register (IRR) controls the mappings of the IRQ2 to IRQ15 interrupt sources.

**Table 13. Interrupt Control Register Address Mapping (Base: 0xB800\_3000)**

| Offset | Size (byte) | Name | Description                       |
|--------|-------------|------|-----------------------------------|
| 00     | 4           | GIMR | Global Interrupt Mask Register.   |
| 04     | 4           | GISR | Global Interrupt Status Register. |
| 0C     | 4           | IRR1 | Interrupt Routing Register 1.     |
| 10     | 4           | IRR2 | Interrupt Routing Register 2.     |
| 14     | 4           | IRR3 | Interrupt Routing Register 3.     |

#### 8.1.1. Global Interrupt Mask Register (GIMR) (0x B800\_3000)

**Table 14. Global Interrupt Mask Register (GIMR) (0x B800\_3000)**

| Bit   | Bit Name     | Description                                          | RW | Default |
|-------|--------------|------------------------------------------------------|----|---------|
| 31:28 | -            | Reserved.                                            | RW | 0       |
| 27    | CPU_WAKE_IE  | CPU Wake-Up Interrupt Enable.                        | RW | 0       |
| 26    | -            | Reserved.                                            | RW | 0       |
| 25    | USB1_WAKE_IE | USB Port 1 OTG (On-The-Go) Wake-Up Interrupt Enable. | RW | 0       |
| 24:22 | -            | Reserved.                                            | RW | 0       |
| 21    | PCIE0_IE     | PCIe Port 0 Host Interface Interrupt Enable.         | RW | 0       |
| 20:17 | -            | Reserved.                                            | RW | 0       |
| 16    | GPIO_ABCD_IE | GPIO Port A, B, C, D Interrupt Enable.               | RW | 0       |
| 15    | SW_IE        | Switch Core Interrupt Enable.                        | RW | 0       |
| 14    | -            | Reserved.                                            | RW | 0       |
| 13    | UART1_IE     | UART 1 Interrupt Enable.                             | RW | 0       |
| 12    | UART0_IE     | UART 0 Interrupt Enable.                             | RW | 0       |
| 11    | USB_O_IE     | USB 2.0 OTG Interrupt Enable.                        | RW | 0       |
| 10    | -            | Reserved.                                            | RW | 0       |
| 9     | TC1_IE       | Timers/Counters #1 Interrupt Enable.                 | RW | 0       |
| 8     | TC0_IE       | Timers/Counters #0 Interrupt Enable.                 | RW | 0       |
| 7:0   | -            | Reserved.                                            | RW | 0       |

### 8.1.2. Global Interrupt Status Register (GISR) (0x B800\_3004)

**Table 15. Global Interrupt Status Register (GISR) (0x B800\_3004)**

| Bit   | Bit Name     | Description                                                | RW | Default |
|-------|--------------|------------------------------------------------------------|----|---------|
| 31:28 | -            | Reserved.                                                  | R  | 0       |
| 27    | CPU_WAKE_IP  | CPU Wake-Up Interrupt Pending Flag.                        | R  | 0       |
| 26    | -            | Reserved                                                   | R  | 0       |
| 25    | USB1_WAKE_IP | USB Port 1 OTG (On-The-Go) Wake-Up Interrupt Pending Flag. | R  | 0       |
| 24:22 | -            | Reserved.                                                  | R  | 0       |
| 21    | PCIE0_IP     | PCIE Port 0 Host Interface Interrupt Pending Flag.         | R  | 0       |
| 20:17 | -            | Reserved.                                                  | R  | 0       |
| 16    | GPIO_ABCD_IP | GPIO Port A, B, C, D Interrupt Pending Flag.               | R  | 0       |
| 15    | SW_IP        | Switch Core Interrupt Pending Flag.                        | R  | 0       |
| 14    | -            | Reserved.                                                  | R  | 0       |
| 13    | UART1_IP     | UART 1 Interrupt Pending Flag.                             | R  | 0       |
| 12    | UART0_IP     | UART 0 Interrupt Pending Flag.                             | R  | 0       |
| 11    | USB_O_IP     | USB 2.0 OTG Interrupt Pending Flag.                        | R  | 0       |
| 10    | -            | Reserved.                                                  | R  | 0       |
| 9     | TC1_IP       | Timers/Counters #1 Interrupt Pending Flag.                 | R  | 0       |
| 8     | TC0_IP       | Timers/Counters #0 Interrupt Pending Flag.                 | R  | 0       |
| 7:0   | -            | Reserved.                                                  | R  | 0       |

### 8.1.3. Interrupt Routing Register 1 (IRR1) (0xB800\_300C)

**Table 16. Interrupt Routing Register 1 (IRR1) (0xB800\_300C)**

| Bit   | Bit Name      | Description                                | RW | Default |
|-------|---------------|--------------------------------------------|----|---------|
| 31:28 | SW_RS[3:0]    | Switch Core Interrupt Route Select.        | RW | 0       |
| 27:24 | -             | Reserved.                                  | RW | 0       |
| 23:20 | UART1_RS[3:0] | UART 1 Interrupt Route Select.             | RW | 0       |
| 19:16 | UART0_RS[3:0] | UART 0 Interrupt Route Select.             | RW | 0       |
| 15:12 | USB_O_RS[3:0] | USB 2.0 OTG Interrupt Route Select.        | RW | 0       |
| 11:8  | -             | Reserved.                                  | RW | 0       |
| 7:4   | TC1_RS[3:0]   | Timers/Counters #1 Interrupt Route Select. | RW | 0       |
| 3:0   | TC0_RS[3:0]   | Timers/Counters #0 Interrupt Route Select. | RW | 0       |

### 8.1.4. Interrupt Routing Register 2 (IRR2) (0xB800\_3010)

**Table 17. Interrupt Routing Register 2 (IRR2) (0xB800\_3010)**

| Bit   | Bit Name          | Description                                   | RW | Default |
|-------|-------------------|-----------------------------------------------|----|---------|
| 31:28 | -                 | Reserved.                                     | RW | 0       |
| 27:24 | -                 | Reserved.                                     | RW | 0       |
| 23:20 | PCIE0_RS[3:0]     | PCIE Port 0 Interface Interrupt Route Select. | RW | 0       |
| 19:8  | -                 | Reserved.                                     | RW | 0       |
| 7:4   | -                 | Reserved.                                     | RW | 0       |
| 3:0   | GPIO_ABCD_RS[3:0] | GPIO Port A, B, C, D Interrupt Route Select.  | RW | 0       |

### 8.1.5. Interrupt Routing Register 3 (IRR3) (0xB800\_3014)

**Table 18. Interrupt Routing Register 3 (IRR3) (0xB800\_3014)**

| Bit   | Bit Name          | Description                                                | RW | InitVal |
|-------|-------------------|------------------------------------------------------------|----|---------|
| 31:20 | -                 | Reserved.                                                  | RW | 0       |
| 19:16 | -                 | Reserved.                                                  | RW | 0       |
| 15:12 | CPU_WAKE_RS[3:0]  | CPU Wake-Up Interrupt Route Select.                        | RW | 0       |
| 11:8  | -                 | Reserved.                                                  | RW | 0       |
| 7:4   | USB1_WAKE_RS[3:0] | USB Port 1 OTG (On-The-Go) Wake-Up Interrupt Route Select. | RW | 0       |
| 3:0   | -                 | Reserved.                                                  | RW | 0       |

## 8.2. Timer

The RTL8196E provides two sets of hardware timers and one watchdog timer. Each timer can be configured to timer mode or counter mode. Counter mode means the timer only times-out once. The initial time-out values are configured via TC0DATA and TC1DATA. The current count values are shown in TC0CNT and TC1CNT. The Clock Division Base Register (CDBR) defines the base clock for counting, and is based on a multiple of the system clock. The Timer/Counter Interrupt Register (TCIR) controls the interrupt resulting from a timer time-out. The Watchdog timer is controlled by the Watchdog Timer Control Register (WDTCLR).

### 8.2.1. Timer Control Address Mapping (Base: 0xB800\_3100)

**Table 19. Timer Control Address Mapping (Base: 0xB800\_3100)**

| Offset | Size (byte) | Name    | Description                                                        |
|--------|-------------|---------|--------------------------------------------------------------------|
| 0x00   | 4           | TC0DATA | Timer/Counter 0 Data Register. It specifies the time-out duration. |
| 0x04   | 4           | TC1DATA | Timer/Counter 1 Data Register. It specifies the time-out duration. |
| 0x08   | 4           | TC0CNT  | Timer/Counter 0 Count Register.                                    |
| 0x0C   | 4           | TC1CNT  | Timer/Counter 1 Count Register.                                    |
| 0x10   | 4           | TCCNR   | Timer/Counter Control Register.                                    |
| 0x14   | 4           | TCIR    | Timer/Counter Interrupt Register.                                  |
| 0x18   | 4           | CDBR    | Clock Division Base Register.                                      |
| 0x1C   | 4           | WDTCLR  | Watchdog Timer Control Register.                                   |

### 8.2.2. Timer/Counter 0 Data Register (0xB800\_3100)

**Table 20. Timer/Counter 0 Data Register (0xB800\_3100)**

| Bit  | Name          | Description                                                                       | RW | Default |
|------|---------------|-----------------------------------------------------------------------------------|----|---------|
| 31:4 | TC0Data[27:0] | The Timer or Counter Initial Value.<br>Counter values of 0 and 1 are not allowed. | RW | 0H      |
| 3:0  | -             | Reserved.                                                                         | -  | -       |

### 8.2.3. Timer/Counter 1 Data Register (0xB800\_3104)

**Table 21. Timer/Counter 1 Data Register (0xB800\_3104)**

| Bit  | Name          | Description                                                                       | RW | Default |
|------|---------------|-----------------------------------------------------------------------------------|----|---------|
| 31:4 | TC1Data[27:0] | The Timer or Counter Initial Value.<br>Counter values of 0 and 1 are not allowed. | RW | 0H      |
| 3:0  | -             | Reserved.                                                                         | -  | -       |

## 8.2.4. Timer/Counter 0 Counter Register (0xB800\_3108)

**Table 22. Timer/Counter 0 Counter Register (0xB800\_3108)**

| Bit  | Name           | Description                                                   | RW | Default |
|------|----------------|---------------------------------------------------------------|----|---------|
| 31:4 | TC0Value[27:0] | The Timer or Counter Value.<br>Count incremented by 1 from 0. | R  | -       |
| 3:0  | -              | Reserved.                                                     | -  | -       |

## 8.2.5. Timer/Counter 1 Counter Register (0xB800\_310C)

**Table 23. Timer/Counter 1 Counter Register (0xB800\_310C)**

| Bit  | Name           | Description                                                   | RW | Default |
|------|----------------|---------------------------------------------------------------|----|---------|
| 31:4 | TC1Value[27:0] | The Timer or Counter Value.<br>Count incremented by 1 from 0. | R  | -       |
| 3:0  | -              | Reserved.                                                     | -  | -       |

## 8.2.6. Timer/Counter Control Register (0xB800\_3110)

**Table 24. Timer/Counter Control Register (0xB800\_3110)**

| Bit  | Bit Name | Description                                                                                                                                               | RW | Default |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|----|---------|
| 31   | TC0En    | Timer/Counter 0 Enable.                                                                                                                                   | RW | 0       |
| 30   | TC0Mode  | Timer/Counter 0 Mode.<br>0: Counter mode<br>1: Timer mode                                                                                                 | RW | 0       |
| 29   | TC1En    | Timer/Counter 1 Enable.                                                                                                                                   | RW | 0       |
| 28   | TC1Mode  | Timer/Counter 1 Mode.<br>0: Counter mode<br>1: Timer mode<br>When Mitigation&Timer1 is asserted, this bit should be set to 1 to ensure normal processing. | RW | 0       |
| 27:0 | -        | Reserved.                                                                                                                                                 | RW | 0       |

## 8.2.7. Timer/Counter Interrupt Register (0xB800\_3114)

**Table 25. Timer/Counter Interrupt Register (0xB800\_3114)**

| Bit  | Bit Name | Description                                                                                                                       | RW | Default |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------|----|---------|
| 31   | TC0IE    | Timer/Counter 0 Interrupt Enable.                                                                                                 | RW | 0       |
| 30   | TC1IE    | Timer/Counter 1 Interrupt Enable.<br>When Mitigation&Timer1 is asserted, this bit should be set as 0 to assure normal processing. | RW | 0       |
| 29   | TC0IP    | Timer/Counter 0 Interrupt Pending.<br>Write '1' to clear the interrupt.                                                           | RW | 0       |
| 28   | TC1IP    | Timer/Counter 1 Interrupt Pending.<br>Write '1' to clear the interrupt.                                                           | RW | 0       |
| 27:0 | -        | Reserved.                                                                                                                         | RW | 0       |

## 8.2.8. Clock Division Base Register (0xB800\_3118)

**Table 26. Clock Division Base Register (0xB800\_3118)**

| Bit   | Name            | Description                                                                                                                                                        | RW | Default |
|-------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|---------|
| 31:16 | DivFactor[16:0] | Clock Source Division Factor.<br>Assume DivFactor=N,<br>then Base clock=System_clock (Peripheral Lexra Bus)/N.<br>Both values 0x0000 and 0x0001 disable the clock. | RW | 0x0000  |
| 15:0  | -               | Reserved.                                                                                                                                                          | -  | -       |

## 8.2.9. Watchdog Timer Control Register (0xB800\_311C)

**Table 27. Watchdog Timer Control Register (0xB800\_311C)**

| Bit   | Name        | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | RW | Default |
|-------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|---------|
| 31:24 | WDTE[7:0]   | Watchdog Enable.<br>When these bits are set to 0xA5, the watchdog timer stops. Other values will enable the watchdog timer and cause a system reset when an overflow signal occurs.                                                                                                                                                                                                                                                                                                                                                                                                                             | W  | 0xA5    |
| 23    | WDTCLR      | Watchdog Clear. Write a 1 to clear the up-count watchdog counter.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | W  | 0       |
| 22:21 | OVSEL[1:0]  | Lower Overflow Select Bits.<br>These bits specify the overflow condition when the watchdog timer counts to the value. The watchdog timer is based on the base clock defined by CDBR.<br>00: 2 <sup>15</sup> 01: 2 <sup>16</sup><br>10: 2 <sup>17</sup> 11: 2 <sup>18</sup>                                                                                                                                                                                                                                                                                                                                      | RW | 00      |
| 20    | WatchDogIND | Watchdog Event Indicator.<br>0: A Watchdog RESET did not occur (POWER-ON or PIN RESET)<br>1: A Watchdog RESET occurred<br>Write '1' to clear.                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | RW | 0       |
| 19    | NRFRstType  | NOR Flash Reset Command Type Selection.<br>When the watchdog event is active and WatchDogIND=1, It will cause the memory controller to reboot and issue a Flash reset command. The command type should be pre-defined by this control bit.<br>0: AMD NOR Flash reset command Type<br>1: Intel NOR Flash reset command Type<br><i>Note: This bit should not be reset by watchdog reset.</i><br><br>This bit has been taken over by System_Register hw_strap (Offset: 0xB800_0008h~B800_000bh, RW)<br>Initial value: 0xff00_1410<br><br>Reg.bit[19]<br>Strap register without PAD: Indicates NOR flash reset type | RW | 0       |

| Bit   | Name       | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                | RW | Default |
|-------|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|---------|
| 18:17 | OVSEL[3:2] | Higher Overflow Select Bits.<br>These bits specify the overflow condition when the watchdog timer counts to the value. The watchdog timer is based on the base clock defined by CDBR.<br>There are a total of 24 watchdog bits.<br>Condition values are the OVSEL[3:0]<br>0000: $2^{15}$<br>0001: $2^{16}$<br>0010: $2^{17}$<br>0011: $2^{18}$<br>0100: $2^{19}$<br>0101: $2^{20}$<br>0110: $2^{21}$<br>0111: $2^{22}$<br>1000: $2^{23}$<br>1001: $2^{24}$ | RW | 0       |
| 16:0  | -          | Reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                  | -  | -       |

### 8.3. GPIO Control

The RTL8196E provides eight sets of General Purpose Input/Output (GPIO) pins (GPIO A, B, C, D). Each GPIO pin may be configured as an input or output pin. The GPIO DATA register may be used to control GPIO pin signals. The GPIO pins are shared with some peripheral pins, and the type of peripheral can affect the attributes of the shared pins. All GPIO sets can be used to generate interrupts, and an interrupt mask and status register are provided. The GPIO control registers are defined in the following table.

#### 8.3.1. GPIO Register Set (0xB800\_3500)

**Table 28. GPIO Register Set (0xB800\_3500)**

| Offset | Size (Byte) | Name      | Description                               |
|--------|-------------|-----------|-------------------------------------------|
| 0x00   | 4           | PABCD_CNR | Port A, B, C, D Control Register          |
| 0x08   | 4           | PABCD_DIR | Port A, B, C, D Direction Register        |
| 0x0C   | 4           | PABCD_DAT | Port A, B, C, D Data Register             |
| 0x10   | 4           | PABCD_ISR | Port A, B, C, D Interrupt Status Register |
| 0x14   | 4           | PAB_IMR   | Port A, B Interrupt Mask Register         |
| 0x18   | 4           | PCD_IMR   | Port C, D Interrupt Mask Register         |

### 8.3.2. GPIO Port A, B, C, D Control Register (PABCD\_CNR) (0xB800\_3500)

**Table 29. GPIO Port A, B, C, D Control Register (PABCD\_CNR) (0xB800\_3500)**

| Bit   | Name       | Description                                                                                                                  | Mode | Default |
|-------|------------|------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:24 | PFC_D[7:0] | Pin Function Configuration of Port D                                                                                         | RW   | FFH     |
| 23:16 | PFC_C[7:0] | Pin Function Configuration of Port C                                                                                         | RW   | FFH     |
| 15:8  | PFC_B[7:0] | Pin Function Configuration of Port B                                                                                         | RW   | FFH     |
| 7:0   | PFC_A[7:0] | Pin Function Configuration of Port A<br>Bit Value:<br>0: Configured as GPIO pin<br>1: Configured as dedicated peripheral pin | RW   | FFH     |

### 8.3.3. GPIO Port A, B, C, D Direction Register (PABCD\_DIR) (0xB800\_3508)

**Table 30. GPIO Port A, B, C, D Direction Register (PABCD\_DIR) (0xB800\_3508)**

| Bit   | Name       | Description                                                                                          | Mode | Default |
|-------|------------|------------------------------------------------------------------------------------------------------|------|---------|
| 31:24 | DRC_D[7:0] | Pin Direction Configuration of Port D<br>0: Configured as input pin      1: Configured as output pin | RW   | 00H     |
| 23:16 | DRC_C[7:0] | Pin Direction Configuration of Port C<br>0: Configured as input pin      1: Configured as output pin | RW   | 00H     |
| 15:8  | DRC_B[7:0] | Pin Direction Configuration of Port B<br>0: Configured as input pin      1: Configured as output pin | RW   | 00H     |
| 7:0   | DRC_A[7:0] | Pin Direction Configuration of Port A<br>0: Configured as input pin      1: Configured as output pin | RW   | 00H     |

### 8.3.4. Port A, B, C, D Data Register (PABCD\_DAT) (0xB800\_350C)

**Table 31. Port A, B, C, D Data Register (PABCD\_DAT) (0xB800\_350C)**

| Bit   | Name      | Description                                    | Mode | Default |
|-------|-----------|------------------------------------------------|------|---------|
| 31:24 | PD_D[7:0] | Pin Data of Port D<br>0: Data=0      1: Data=1 | RW   | 00H     |
| 23:16 | PD_C[7:0] | Pin Data of Port C<br>0: Data=0      1: Data=1 | RW   | 00H     |
| 15:8  | PD_B[7:0] | Pin Data of Port B<br>0: Data=0      1: Data=1 | RW   | 00H     |
| 7:0   | PD_A[7:0] | Pin Data of Port A<br>0: Data=0      1: Data=1 | RW   | 00H     |

### 8.3.5. Port A, B, C, D Interrupt Status Register (PABCD\_ISR) (0xB800\_3510)

**Table 32. Port A, B, C, D Interrupt Status Register (PABCD\_ISR) (0xB800\_3510)**

| Bit   | Name       | Description                                                             | Mode | Default |
|-------|------------|-------------------------------------------------------------------------|------|---------|
| 31:24 | IPS_D[7:0] | Interrupt Pending Status of Port D.<br>Write '1' to clear the interrupt | RW   | 00H     |
| 23:16 | IPS_C[7:0] | Interrupt Pending Status of Port C.<br>Write '1' to clear the interrupt | RW   | 00H     |
| 15:8  | IPS_B[7:0] | Interrupt Pending Status of Port B.<br>Write '1' to clear the interrupt | RW   | 00H     |
| 7:0   | IPS_A[7:0] | Interrupt Pending Status of Port A.<br>Write '1' to clear the interrupt | RW   | 00H     |

### 8.3.6. Port A, B Interrupt Mask Register (PAB\_IMR) (0xB800\_3514)

**Table 33. Port A, B Interrupt Mask Register (PAB\_IMR) (0xB800\_3514)**

| Bit   | Name        | Description                                                                                                                                                                  | Mode | Default |
|-------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:30 | PB7_IM[1:0] | PortB.7 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 29:28 | PB6_IM[1:0] | PortB.6 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 27:26 | PB5_IM[1:0] | PortB.5 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 25:24 | PB4_IM[1:0] | PortB.4 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 23:22 | PB3_IM[1:0] | PortB.3 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 21:20 | PB2_IM[1:0] | PortB.2 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 19:18 | PB1_IM[1:0] | PortB.1 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 17:16 | PB0_IM[1:0] | PortB.0 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 15:14 | PA7_IM[1:0] | PortA.7 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 13:12 | PA6_IM[1:0] | PortA.6 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 11:10 | PA5_IM[1:0] | PortA.5 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 9:8   | PA4_IM[1:0] | PortA.4 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 7:6   | PA3_IM[1:0] | PortA.3 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 5:4   | PA2_IM[1:0] | PortA.2 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 3:2   | PA1_IM[1:0] | PortA.1 Interrupt Mode                                                                                                                                                       | RW   | 00B     |
| 1:0   | PA0_IM[1:0] | PortA.0 Interrupt Mode<br>00: Disable interrupt<br>01: Enable falling edge interrupt<br>10: Enable rising edge interrupt<br>11: Enable both falling or rising edge interrupt | RW   | 00B     |

### 8.3.7. Port C, D Interrupt Mask Register (PCD\_IMR) (0xB800\_3518)

**Table 34. Port C, D Interrupt Mask Register (PCD\_IMR) (0xB800\_3518)**

| Bit   | Name        | Description                                                                                                                                                                   | Mode | Default |
|-------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:30 | PD7_IM[1:0] | PortD.7 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 29:28 | PD6_IM[1:0] | PortD.6 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 27:26 | PD5_IM[1:0] | PortD.5 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 25:24 | PD4_IM[1:0] | PortD.4 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 23:22 | PD3_IM[1:0] | PortD.3 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 21:20 | PD2_IM[1:0] | PortD.2 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 19:18 | PD1_IM[1:0] | PortD.1 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 17:16 | PD0_IM[1:0] | PortC.0 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 15:14 | PC7_IM[1:0] | PortC.7 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 13:12 | PC6_IM[1:0] | PortC.6 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 11:10 | PC5_IM[1:0] | PortC.5 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 9:8   | PC4_IM[1:0] | PortC.4 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 7:6   | PC3_IM[1:0] | PortC.3 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 5:4   | PC2_IM[1:0] | PortC.2 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 3:2   | PC1_IM[1:0] | PortC.1 Interrupt Mode                                                                                                                                                        | RW   | 00B     |
| 1:0   | PC0_IM[1:0] | PortC.0 Interrupt Mode.<br>00: Disable interrupt<br>01: Enable falling edge interrupt<br>10: Enable rising edge interrupt<br>11: Enable both falling or rising edge interrupt | RW   | 00B     |

## 8.4. ***GPIO Shared Pin Configured Mapping List***

The RTL8196E GPIO pins are shared with the other functions.

### 8.4.1. **Shared Pin Register (PIN\_MUX\_SEL) (0xB800\_0040)**

**Table 35. Shared Pin Register (PIN\_MUX\_SEL) (0xB800\_0040)**

| Bit   | Bit Name        | Description                                                                                                                                                                                                                                           | Mode | Default |
|-------|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:26 | -               | Reserved                                                                                                                                                                                                                                              | -    | -       |
| 25:24 | reg_iocfg_sdio1 | Configure SF_SDIO1 Pin as SF_SDIO1 or GPIOC3<br>00: SF_SDIO1                      01: Reserved<br>10: Reserved                      11: GPIOC3                                                                                                        | RW   | 00B     |
| 23:22 | reg_iocfg_sdio0 | Configure SF_SDIO0 Pin as SF_SDIO0 or GPIOC2<br>00: SF_SDIO0                      01: Reserved<br>10: Reserved                      11: GPIOC2                                                                                                        | RW   | 00B     |
| 21:20 | reg_iocfg_sck   | Configure SF_SCK Pin as SF_SCK or GPIOC1<br>00: SF_SCK                      01: Reserved<br>10: Reserved                      11: GPIOC1                                                                                                              | RW   | 00B     |
| 19:18 | reg_iocfg_fcs0n | Configure SF_CS0# Pin as SF_CS0# or GPIOC6<br>00: SF_CS0#                      01: Reserved<br>10: Reserved                      11: GPIOC6                                                                                                           | RW   | 00B     |
| 17:7  | -               | Reserved                                                                                                                                                                                                                                              | -    | -       |
| 6     | reg_iocfg_pcie  | Configure PCIE_RST# Pin as PCIE or GPIO Mode<br>0: PCIE_RST#                      11: GPIOB1                                                                                                                                                          | RW   | 00B     |
| 5     | reg_iocfg_uart  | Configure UART0_TX and UART0_RX Pins as UART or GPIO Mode<br>0: UART                      1: GPIO                                                                                                                                                     | RW   | 0B      |
| 4:3   | -               | Reserved                                                                                                                                                                                                                                              |      |         |
| 2:0   | reg_iocfg_jtag  | Configure JTAG Pins as JTAG, UART1, or GPIO Mode<br>000: Reserved                      001: JTAG<br>010: UART1                      011: Reserved<br>100: Reserved                      101: Reserved<br>110: GPIO                      111: Reserved | RW   | 000B    |

## 8.4.2. Shared Pin Register (PIN\_MUX\_SEL\_2) (0xB800\_0044)

**Table 36. Shared Pin Register (PIN\_MUX\_SEL\_2) (0xB800\_0044)**

| Bit   | Bit Name            | Description                                                                                                                                            | Mode | Default |
|-------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:14 | -                   | Reserved                                                                                                                                               | -    | -       |
| 13:12 | reg_iocfg_led_port4 | Configure LED_PORT4 Pin as LED_PORT4 or GPIO Mode<br>00: LED_PORT4                      01: Reserved<br>10: Reserved                        11: GPIOB6 | RW   | 10B     |
| 11    | -                   | Reserved                                                                                                                                               | -    | -       |
| 10:9  | reg_iocfg_led_port3 | Configure LED_PORT3 Pin as LED_PORT3 or GPIO Mode<br>00: LED_PORT3                      01: Reserved<br>10: Reserved                        11: GPIOB5 | RW   | 10B     |
| 8     | -                   | Reserved                                                                                                                                               | -    | -       |
| 7:6   | reg_iocfg_led_port2 | Configure LED_PORT2 Pin as LED_PORT2 or GPIO Mode<br>00: LED_PORT2                      01: Reserved<br>10: Reserved                        11: GPIOB4 | RW   | 10B     |
| 5     | -                   | Reserved                                                                                                                                               | -    | -       |
| 4:3   | reg_iocfg_led_port1 | Configure LED_PORT1 Pin as LED_PORT1 or GPIO Mode<br>00: LED_PORT1                      01: Reserved<br>10: Reserved                        11: GPIOB3 | RW   | 10B     |
| 2     | -                   | Reserved                                                                                                                                               | -    | -       |
| 1:0   | reg_iocfg_led_port0 | Configure LED_PORT0 Pin as LED_PORT0 or GPIO Mode<br>00: LED_PORT0                      01: Reserved<br>10: Reserved                        11: GPIOB2 | RW   | 10B     |

## 9. UART

### 9.1. Features

The RTL8196E provides two 16550 compatible UARTs. These contain a 16-byte First In First Out (FIFO) buffer and Auto Flow Control to control transmissions on port 1. The baud rate can be up to 1Mbps and a programmable baud rate generator allows division of any input reference clock by 1 to  $(2^{16}-1)$  and generates an internal 16x clock.

### 9.2. Interface Pins

The UART interface pins are shown in Table 37.

**Table 37. UART Control Interface Pins**

| Signal Name | Type | Function                             |
|-------------|------|--------------------------------------|
| TXD#        | O    | Transmit Data for Port 0 and Port 1. |
| RXD#        | I    | Receive Data for Port 0 and Port 1.  |
| RTS#        | O    | Request to Send for Port 1.          |
| CTS#        | I    | Clear to Send for Port 1.            |

### 9.3. UART Control Register

#### 9.3.1. UART Control Register Address Mapping (Base: 0xB800\_2000)

**Table 38. UART Control Register Address Mapping (Base: 0xB800\_2000)**

| Offset | Size (byte) | Name      | Description                            |
|--------|-------------|-----------|----------------------------------------|
| 000    | 1           | UART0_RBR | Receiver Buffer Register (DLAB=0).     |
| 000    | 1           | UART0_THR | Transmitter Holding Register (DLAB=0). |
| 000    | 1           | UART0_DLL | Divisor Latch LSB (DLAB=1).            |
| 004    | 1           | UART0_IER | Interrupt Enable Register (DLAB=0).    |
| 004    | 1           | UART0_DLM | Divisor Latch MSB (DLAB=1).            |
| 008    | 1           | UART0_IIR | Interrupt Identification Register.     |
| 008    | 1           | UART0_FCR | FIFO Control Register.                 |
| 00c    | 1           | UART0_LCR | Line Control Register.                 |
| 010    | 1           | UART0_MCR | Modem Control Register.                |
| 014    | 1           | UART0_LSR | Line Status Register.                  |
| 018    | 1           | UART0_MSR | Modem Status Register.                 |
| 01c    | 1           | UART0_SCR | Scratch Register.                      |
| 100    | 1           | UART1_RBR | Receiver Buffer Register (DLAB=0).     |
| 100    | 1           | UART1_THR | Transmitter Holding Register (DLAB=0). |
| 100    | 1           | UART1_DLL | Divisor Latch LSB (DLAB=1).            |
| 104    | 1           | UART1_IER | Interrupt Enable Register (DLAB=0).    |

| Offset | Size (byte) | Name      | Description                        |
|--------|-------------|-----------|------------------------------------|
| 104    | 1           | UART1_DLM | Divisor Latch MSB (DLAB=1).        |
| 108    | 1           | UART1_IIR | Interrupt Identification Register. |
| 108    | 1           | UART1_FCR | FIFO Control Register.             |
| 10c    | 1           | UART1_LCR | Line Control Register.             |
| 110    | 1           | UART1_MCR | Modem Control Register.            |
| 114    | 1           | UART1_LSR | Line Status Register.              |
| 118    | 1           | UART1_MSR | Modem Status Register.             |
| 11c    | 1           | UART1_SCR | Scratch Register.                  |

### 9.3.2. UART Receiver Buffer Register (DLAB=0) (0xB800\_2100, 0xB800\_2000)

**Table 39. UART Receiver Buffer Register (DLAB=0) (0xB800\_2100, 0xB800\_2000)**

| Reg.bit | Name     | Description           | Mode | Default |
|---------|----------|-----------------------|------|---------|
| 31:24   | RBR[7:0] | Receiver Buffer Data. | R    | 00H     |

### 9.3.3. UART Transmitter Holding Register (DLAB=0) (0xB800\_2100, 0xB800\_2000)

**Table 40. UART Transmitter Holding Register (DLAB=0) (0xB800\_2100, 0xB800\_2000)**

| Reg.bit | Name     | Description               | Mode | Default |
|---------|----------|---------------------------|------|---------|
| 31:24   | THR[7:0] | Transmitter Holding Data. | W    | 00H     |

### 9.3.4. UART Divisor Latch LSB (DLAB=1) (0xB800\_2100, 0xB800\_2000)

**Table 41. UART Divisor Latch LSB (DLAB=1) (0xB800\_2100, 0xB800\_2000)**

| Reg.bit | Name     | Description        | Mode | Default |
|---------|----------|--------------------|------|---------|
| 31:24   | DLL[7:0] | Divisor Latch LSB. | RW   | 00H     |

### 9.3.5. UART Divisor Latch MSB (DLAB=1) (0xB800\_2104, 0xB800\_2004)

**Table 42. UART Divisor Latch MSB (DLAB=1) (0xB800\_2104, 0xB800\_2004)**

| Reg.bit | Name     | Description        | Mode | Default |
|---------|----------|--------------------|------|---------|
| 31:24   | DLM[7:0] | Divisor Latch MSB. | RW   | 00H     |

### 9.3.6. UART Interrupt Enable Register (DLAB=0) (0xB800\_2104, 0xB800\_2004)

**Table 43. UART Interrupt Enable Register (DLAB=0) (0xB800\_2104, 0xB800\_2004)**

| Reg.bit | Name  | Description                                          | Mode | Default |
|---------|-------|------------------------------------------------------|------|---------|
| 24      | ERBI  | Enable Received Data Available Interrupt.            | RW   | 0B      |
| 25      | ETBEI | Enable Transmitter Holding Register Empty Interrupt. | RW   | 0B      |
| 26      | ELSI  | Enable Receiver Line Status Interrupt.               | RW   | 0B      |
| 27      | EDSSI | Enable Modem Status Register Interrupt.              | RW   | 0B      |
| 28      | ESLP  | Sleep Mode Enable.                                   | RW   | 0B      |
| 29      | ELP   | Low Power Mode Enable.                               | RW   | 0B      |
| 31:30   | -     | Reserved.                                            | -    | -       |

### 9.3.7. UART Interrupt Identification Register (0xB800\_2108, 0xB800\_2008)

**Table 44. UART Interrupt Identification Register (0xB800\_2108, 0xB800\_2008)**

| Reg.bit | Name        | Description                                              | Mode | Default |
|---------|-------------|----------------------------------------------------------|------|---------|
| 24      | IPND        | Interrupt Pending.<br>0: Interrupt pending               | R    | 1B      |
| 27:25   | IID[2:0]    | Interrupt ID. IID[1:0] indicates the interrupt priority. | R    | 000B    |
| 29:28   | -           | Reserved.                                                | -    | -       |
| 31:30   | FIFO16[1:0] | 00: No FIFO<br>11: 16-byte FIFO                          | R    | 11B     |

### 9.3.8. UART FIFO Control Register (0xB800\_2108, 0xB800\_2008)

**Table 45. UART FIFO Control Register (0xB800\_2108, 0xB800\_2008)**

| Reg.bit | Name      | Description                                                                                                                  | Mode | Default |
|---------|-----------|------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 24      | EFIFO     | Enable FIFO.<br>When this bit is set, enables the transmitter and receiver FIFOs.<br>Changing this bit clears the FIFOs.     | W    | 0B      |
| 25      | RFRST     | Receiver FIFO Reset.<br>Writes 1 to clear the receiver FIFO.                                                                 | W    | 0B      |
| 26      | TFRST     | Transmitter FIFO Reset.<br>Writes 1 to clear the transmitter FIFO.                                                           | W    | 0B      |
| 29:27   | -         | Reserved.                                                                                                                    | -    | -       |
| 31:30   | RTRG[1:0] | Receiver Trigger Level (Trigger Level: 16-byte).<br>00: 01                      01: 04<br>10: 08                      11: 14 | W    | 11B     |

### 9.3.9. UART Line Control Register (0xB800\_210C, 0xB800\_200C)

**Table 46. UART Line Control Register (0xB800\_210C, 0xB800\_200C)**

| Reg.bit | Name     | Description                                                                                                                | Mode | Default |
|---------|----------|----------------------------------------------------------------------------------------------------------------------------|------|---------|
| 25:24   | WLS[1:0] | Word Length Select.<br>00: Reserved (NA)      01: 6 bits (NA)<br>10: 7 bits                11: 8 bits                      | RW   | 11B     |
| 26      | STB      | Number of Stop Bits.<br>0: 1 bit                    1: 2 bits                                                              | RW   | 0B      |
| 27      | PEN      | Parity Enable.                                                                                                             | RW   | 0B      |
| 29:28   | EPS[1:0] | Even Parity Select.<br>00: Odd parity            01: Even parity<br>10: Mark parity          11: Space parity              | RW   | 00B     |
| 30      | BRK      | Break Control.<br>Set this bit force TXD to the spacing (low) state (break).<br>Clear this bit to disable break condition. | RW   | 0B      |
| 31      | DLAB     | Divisor Latch Access Bit.                                                                                                  | RW   | 0B      |

### 9.3.10. UART Modem Control Register (0xB800\_2110, 0xB800\_2010)

**Table 47. UART Modem Control Register (0xB800\_2110, 0xB800\_2010)**

| Reg.bit | Bit Name | Description                                                   | Mode | Default |
|---------|----------|---------------------------------------------------------------|------|---------|
| 24      | DTR      | Data Terminal Ready.<br>0: Set DTR# high      1: Set DTR# low | RW   | 0B      |
| 25      | RTS      | Request to Send.<br>0: Set RTS# high      1: Set RTS# low     | RW   | 0B      |
| 27:26   | -        | Reserved.                                                     | -    | -       |
| 28      | LOOP     | Loopback.                                                     | RW   | 0B      |
| 29      | AFE      | Auto Flow Control Enable.                                     | RW   | 0B      |

### 9.3.11. UART Line Status Register (0xB800\_2114, 0xB800\_2014)

**Table 48. UART Line Status Register (0xB800\_2114, 0xB800\_2014)**

| Reg.bit | Name | Description                                                                                                                                                                                                                   | Mode | Default |
|---------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 24      | DR   | Data Ready.<br>Character Mode: Data ready in RBR<br>FIFO Mode: Receiver FIFO is not empty                                                                                                                                     | R    | 0B      |
| 25      | OE   | Overrun Error.<br>An overrun occurs when the receiver FIFO is full and the next character is completely received in the receiver shift register. An OE is indicated. The character in the shift register will be overwritten. | R    | 0B      |
| 26      | PE   | Parity Error.                                                                                                                                                                                                                 | R    | 0B      |
| 27      | FE   | Framing Error.                                                                                                                                                                                                                | R    | 0B      |
| 28      | BI   | Break Interrupt Indicator.                                                                                                                                                                                                    | R    | 0B      |

| Reg.bit | Name | Description                                                                                                            | Mode | Default |
|---------|------|------------------------------------------------------------------------------------------------------------------------|------|---------|
| 29      | THRE | Transmitter Holding Register Empty.<br>Character Mode: THR is empty<br>FIFO Mode: Transmitter FIFO is empty            | R    | 1B      |
| 30      | TEMT | Transmitter Empty.<br>Character Mode: Both THR and TSR are empty<br>FIFO Mode: Both transmitter FIFO and TSR are empty | R    | 1B      |
| 31      | RFE  | Receiver FIFO Error.<br>Either a parity, framing, or break error in the FIFO.                                          | R    | 0B      |

### 9.3.12. UART Modem Status Register (0xB800\_2110, 0xB800\_2018)

**Table 49. UART Modem Status Register (0xB800\_2110, 0xB800\_2018)**

| Reg.bit | Name | Description                                                                                                                                              | Mode | Default |
|---------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31      | ΔCTS | Delta Clear to Send (CTS# Signal Transmits).                                                                                                             | R    | 1B      |
| 30      | ΔDSR | Delta Data Set Ready (DSR# Signal Transmits; Returns 0).                                                                                                 | R    | 0B      |
| 29      | TERI | Trailing Edge Ring Indicator.<br>RI# signal changes from low to high (Returns 0).                                                                        | R    | 0B      |
| 28      | ΔDCD | Delta Data Carrier Detect (DCD# Signal Transmits; Returns 0).                                                                                            | R    | 0B      |
| 27      | CTS  | Clear to Send.<br>0: CTS# detected high                      1: CTS# detected low                                                                        | R    | 0B      |
| 26      | DSR  | Data Set Ready.<br>0: DSR# detected high                      1: DSR# detected low<br>Loopback mode: Returns bit 0 of MCR<br>Normal mode: Returns 1      | R    | 1B      |
| 25      | RI   | Ring Indicator.<br>0: RI# detected high                      1: RI# detected low<br>Loopback mode: Returns bit 3 of MCR<br>Normal mode: Returns 0        | R    | 0B      |
| 24      | DCD  | Data Carrier Detect.<br>0: DCD# detected high                      1: DCD# detected low<br>Loopback mode: Returns bit 2 of MCR<br>Normal mode: Returns 1 | R    | 1B      |

## 9.4. Baud Rate

Value of divisor latch=[base clock/(16×baud rate)]–1. The base clock is 200MHz.

**Table 50. Divisor Latch Value Examples**

| System CLK<br>Base Clock | 300bps | 1200bps | 2400bps | 9600bps | 19200bps | 38400bps | 57600bps | 115200bps |
|--------------------------|--------|---------|---------|---------|----------|----------|----------|-----------|
| 200MHz                   | 41665  | 10415   | 5207    | 1301    | 650      | 324      | 216      | 107       |

## 10. PCI Express Bus Interface

The RTL8196E complies with PCI Express Base Specification Revision 1.1, and runs at a 2.5GHz signaling rate with X1 link width, i.e., one transmit and one receive differential pair. The RTL8196E supports four types of PCI Express messages: interrupt messages, error messages, power management messages, and hot-plug messages. To ease PCB layout constraints, PCI Express lane polarity reversal and link reversal are also supported. The RTL8196E provides one port on the PCI Express Host interface.

### ***10.1. PCI Express Transmitter***

The RTL8196E PCI Express block receives digital data from the Ethernet interface and performs data scrambling with Linear Feedback Shift Register (LFSR) and 8B/10B coding technology into 10-bit code groups. Data scrambling is used to reduce the possibility of electrical resonance on the link, and 8B/10B coding technology is used to benefit embedded clocking, error detection, and DC balance by adding an overhead to the system through the addition of two extra bits. The data code groups are passed through its serializer for packet framing. The generated 2.5Gbps serial data is transmitted onto the PCB trace to its upstream device via a differential driver.

### ***10.2. PCI Express Receiver***

The RTL8196E PCI Express block receives 2.5Gbps serial data from its upstream device to generate parallel data. The receiver's PLL circuits are re-synchronized to maintain bit and symbol lock. Through 8B/10B decoding technology and data de-scrambling, the original digital data is recovered and passed to the RTL8196E internal Ethernet MAC to be transmitted onto the Ethernet media.

### 10.3. PCI Express Host Mode

#### 10.3.1. PCIe Port 0 Host Mode Extended Register Address Mapping (Base: 0xB8B0\_1000)

**Table 51. PCIe Port 0 Host Mode Extended Register Address Mapping (Base: 0xB8B0\_1000)**

| Offset | Size (byte) | Name     | Description                            |
|--------|-------------|----------|----------------------------------------|
| 0x00   | 4           | MDIO     | PCIe Port 0 MDIO Control Register.     |
| 0x04   | 4           | INTSTR   | PCIe Port 0 Interrupt Status Register. |
| 0x08   | 4           | PWRCR    | PCIe Port 0 Power Control Register.    |
| 0x0C   | 4           | IPCFG    | PCIe Port 0 IP Configuration Register. |
| 0x10   | 4           | BISTFAIL | PCIe Port 0 BIST Fail Check Register.  |

#### 10.3.2. PCIe MDIO Register (0xB8B0\_1000)

**Table 52. PCIe MDIO Register (0xB8B0\_1000)**

| Reg.bit | Name         | Description                                                                                            | Mode | Default |
|---------|--------------|--------------------------------------------------------------------------------------------------------|------|---------|
| 31:16   | Mdio_data    | MDIO Read Data or Write Data.                                                                          | RW   | 0H      |
| 15:13   | Mdio_phyaddr | MDIO PHY Page Addr[2:0].                                                                               | RW   | -       |
| 12:8    | Mdio_regaddr | MDIO Register Address[4:0].                                                                            | RW   | 0H      |
| 7       | -            | Reserved.                                                                                              | -    | -       |
| 6:5     | Mdio_st      | MDIO Status[1:0] for Debug Checking.                                                                   | R    | 00B     |
| 4       | Mdio_rdy     | MDIO Ready for Debug Checking.                                                                         | R    | 0       |
| 3:2     | Mdio_rate    | MDIO Clock Rate.<br>2'b00: 1x clock/32<br>2'b01: 1x clock/16<br>2'b10: 1x clock/8<br>2'b11: 1x clock/4 | RW   | 00B     |
| 1       | Mdio_srst    | MDIO Soft Reset.<br>1: Active<br>0: Not active                                                         | RW   | 0B      |
| 0       | Mdio_rdwr    | MDIO Read/Write Command.<br>1: Write<br>0: Read                                                        | RW   | 0B      |

#### 10.3.3. PCIe Interrupt Status Register (0xB8B0\_1004)

**Table 53. PCIe Interrupt Status Register (0xB8B0\_1004)**

| Reg.bit | Name | Description                                 | Mode | Default |
|---------|------|---------------------------------------------|------|---------|
| 3       | INTD | Interrupt D Status Register (Level Active). | R    | 0B      |
| 2       | INTC | Interrupt C Status Register (Level Active). | R    | 0B      |
| 1       | INTB | Interrupt A Status Register (Level Active). | R    | 0B      |
| 0       | INTA | Interrupt A Status Register (Level Active). | R    | 0B      |

### 10.3.4. PCIe Power Control Register (0xB8B0\_1008)

**Table 54. PCIe Power Control Register (0xB8B0\_1008)**

| Reg.bit | Name                | Description                                                                                                                                                                                                                                                              | Mode | Default |
|---------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 10      | App_unlock_msg      | Generate Unlock Message (One Pulse).                                                                                                                                                                                                                                     | RW   | 0B      |
| 9       | Apps_pm_xmt_turnoff | Generate PME Turn Off Message.                                                                                                                                                                                                                                           | RW   | 0B      |
| 8       | App_init_rst        | Application User Trigger Hot Reset (Must Keep Asserted for 2ms Minimum).                                                                                                                                                                                                 | RW   | 0B      |
| 7       | Phy_srst_n          | PCIe PHY Software Reset.<br>0: Active<br>1: Not active<br><i>Note: This bit is for internal PCIe PHY reset and its default value is 'high'. Software must set this bit to 'low' for longer than 100ms to generate a REFCLK for the RTL8196E and any external device.</i> | RW   | 1B      |
| 6       | P1_clk_req_en       | Auxiliary State Enable.<br>1: Enable                      0: Disable                                                                                                                                                                                                     | RW   | 0B      |
| 5       | Low_power enable    | Enter Lower Power State Enable.<br>1: Enable                      0: Disable                                                                                                                                                                                             | RW   | 0B      |
| 4       | Sys_aux_pwr_det     | System Detect Auxiliary Power Stable.<br>1: Stable                      0: Unstable                                                                                                                                                                                      | RW   | 0B      |
| 3       | App_ready_enter_l23 | Application User Ready Enter L23 when Device in D3 Hot/Cold.                                                                                                                                                                                                             | RW   | 0B      |
| 2       | App_req_exit_l1     | Application Request Exit L1 State.                                                                                                                                                                                                                                       | RW   | 0B      |
| 1       | App_req_enter_l1    | Application Request Enter L1 State.                                                                                                                                                                                                                                      | RW   | 0B      |
| 0       | App_ltssm_en        | Application User LTSSM Enable.<br>1: Enable LTSSM<br>0: Hold LTSSM in initial state                                                                                                                                                                                      | RW   | 1B      |

### 10.3.5. PCIe IP Configuration Register (0xB8B0\_100C)

**Table 55. PCIe IP Configuration Register (0xB8B0\_100C)**

| Reg.bit | Name    | Description                       | Mode | Default |
|---------|---------|-----------------------------------|------|---------|
| 15:8    | Bus_num | Target Bus Number (265 Types).    | RW   | 0H      |
| 7:3     | Dev_num | Target Device Number (32 Types).  | RW   | 0H      |
| 2:0     | Fun_num | Target Function Number (8 Types). | RW   | 0H      |

### 10.3.6. PCIe SRAM BIST Check Register (0xB8B0\_1010)

**Table 56. PCIe SRAM BIST Check Register (0xB8B0\_1010)**

| Reg.bit | Name          | Description           | Mode | Default |
|---------|---------------|-----------------------|------|---------|
| 31:0    | Bist_fail_chk | SRAM BIST Fail Check. | R    | 0H      |

## 11. Switch Core Control

### 11.1. Global Port Control Register

#### 11.1.1. Global Port Control Register Address Mapping (Base: 0xBB80\_4000)

The RTL8196E provides an MDC/MDIO (Management Data Clock/Management Data Input/Output) interface to access embedded PHYs. As the MDC/MDIO interface is relatively slow, the access is divided into command and status registers.

**Table 57. Global Port Control Register Address Mapping (Base: 0xBB80\_4000)**

| Offset | Size (byte) | Name    | Description                |
|--------|-------------|---------|----------------------------|
| 04     | 4           | MDCIOCR | MDC/MDIO Command Register. |
| 08     | 4           | MDCIOSR | MDC/MDIO Status Register.  |

#### 11.1.2. Global MDC/MDIO Command Register (0xBB80\_4004)

**Table 58. Global MDC/MDIO Command Register (0xBB80-4004)**

| Reg.bit | Name         | Description                                                                                                                                                                                                                                                                                                                                                                                                              | Mode | Default |
|---------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31      | COMMAND      | MDC/MDIO Command Type.<br>0: Read Access      1: Write Access<br><i>Note: The procedure to access the external PHY via the MDC/MDIO interface is as follows:</i><br>1. Define the PHY address (PHYADD), register address (REGADD)<br>2. Define the write data content for write command (WRDATA)<br>3. Identify the command type (COMMAND)<br>4. Get the command execution status (STATUS) and read data content (RDATA) | RW   | 0B      |
| 30:29   | -            | Reserved.                                                                                                                                                                                                                                                                                                                                                                                                                | -    | -       |
| 28:24   | PHYADD[4:0]  | PHY Address of MDC/MDIO Command.                                                                                                                                                                                                                                                                                                                                                                                         | RW   | 00000B  |
| 23:21   | -            | Reserved.                                                                                                                                                                                                                                                                                                                                                                                                                | -    | -       |
| 20:16   | REGADD[4:0]  | Register Address of MDC/MDIO Command.                                                                                                                                                                                                                                                                                                                                                                                    | RW   | 00000B  |
| 15:0    | WRDATA[15:0] | Write Data of MDC/MDIO Command.                                                                                                                                                                                                                                                                                                                                                                                          | RW   | 0000H   |

### 11.1.3. Global MDC/MDIO Status Register (0xBB80\_4008)

**Table 59. Global MDC/MDIO Status Register (0xBB80\_4008)**

| Reg.bit | Name   | Description                                                                                | Mode | Default |
|---------|--------|--------------------------------------------------------------------------------------------|------|---------|
| 31      | STATUS | MDC/MDIO Command in Process Status.<br>0: Process done                      1: In progress | R    | 0000B   |
| 30:16   | -      | Reserved.                                                                                  | -    | -       |
| 15:0    | RDATA  | Read Data Result of MDC/MDIO Command.                                                      | R    | 0B      |

### 11.1.4. Global Frame Filtering Control Register Address Mapping (Base: 0xBB80\_4000)

**Table 60. Global Frame Filtering Control Register Address Mapping (Base: 0xBB80\_4000)**

| Offset | Size (byte) | Name | Description                       |
|--------|-------------|------|-----------------------------------|
| 44     | 4           | BSCR | Broadcast Storm Control Register. |

### 11.1.5. Global Broadcast Storm Control Register (0xBB80\_4044)

Per-port broadcast storm traffic utilization is a global parameter that is defined by BCSC\_CNT[14:0] in the Broadcast Storm Control Register (0xBB80\_4044). Broadcast storm control can be enabled/disabled on a per-port basis, and the broadcast traffic definition is user configurable.

**Table 61. Global Broadcast Storm Control Register (0xBB80\_4044)**

| Reg.bit | Name           | Description                                                                                                                                                                                                                                                                                                                            | Mode | Default |
|---------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:15   | -              | Reserved.                                                                                                                                                                                                                                                                                                                              | -    | -       |
| 14:0    | BCSC_CNT[14:0] | Broadcast Storm Control Rate Configuration.<br>Defines the per-port-based broadcast storm control valid accumulated byte count in each default time interval 25ms/2.5ms/0.25ms for 10M/100M/1000M (the time interval will auto update for different port link speeds).<br>For BCSC_BCNT[14:0] value=N.<br>The % max rate=N/30360*100%. | RW   | 0       |

*Note: When Broadcast Storm Control is enabled, every 25ms, each port will limit the max incoming byte counts of broadcast, multicast, or unknown-unicast packets to 3 counts maximum. Other excessive packets within the duration time will be dropped.*

## 11.2. Per-Port Configuration Register

The port ability properties, e.g., auto negotiation, port speed, duplex, flow control, can be configured via the Per-Port Configuration Register.

**Table 62. Per-Port Configuration Register Address Mapping (Base: 0xBB80\_4100)**

| Offset | Size (byte) | Name  | Description                                      |
|--------|-------------|-------|--------------------------------------------------|
| 00     | 4           | PITCR | Port Interface Type Control Register.            |
| 04     | 4           | PCRP0 | Port Configuration Register of Port 0.           |
| 08     | 4           | PCRP1 | Port Configuration Register of Port 1.           |
| 0C     | 4           | PCRP2 | Port Configuration Register of Port 2.           |
| 10     | 4           | PCRP3 | Port Configuration Register of Port 3.           |
| 14     | 4           | PCRP4 | Port Configuration Register of Port 4.           |
| 1C     | 4           | PCRP6 | Port Configuration Register of Port 6 (Ext. P0). |
| 20     | 4           | PCRP7 | Port Configuration Register of Port 7 (Ext. P1). |
| 24     | 4           | PCRP8 | Port Configuration Register of Port 8 (Ext. P2). |
| 28     | 4           | PSRP0 | Port Status Register of Port 0.                  |
| 2C     | 4           | PSRP1 | Port Status Register of Port 1.                  |
| 30     | 4           | PSRP2 | Port Status Register of Port 2.                  |
| 34     | 4           | PSRP3 | Port Status Register of Port 3.                  |
| 38     | 4           | PSRP4 | Port Status Register of Port 4.                  |
| 40     | 4           | PSRP6 | Port Status Register of Port 6.                  |
| 44     | 4           | PSRP7 | Port Status Register of Port 7.                  |
| 48     | 4           | PSRP8 | Port Status Register of Port 8.                  |

### 11.2.1. Port Interface Type Control Register (0xBB80\_4100)

**Table 63. Port Interface Type Control Register (0xBB80\_4100)**

| Reg.bit | Name               | Description                                                                                                              | Mode | Default |
|---------|--------------------|--------------------------------------------------------------------------------------------------------------------------|------|---------|
| 31:10   | -                  | Reserved.                                                                                                                | -    | -       |
| 9:8     | Port4_TypeCfg[1:0] | Port 4 Interface Type Configuration.<br>00: UTP (10/100M embedded PHY)<br>01: Reserved                      1x: Reserved | RW   | 00B     |
| 7:6     | Port3_TypeCfg[1:0] | Port 3 Interface Type Configuration.<br>00: UTP (10/100M embedded PHY)<br>01: Reserved                      1x: Reserved | RW   | 00B     |
| 5:4     | Port2_TypeCfg[1:0] | Port 2 Interface Type Configuration.<br>00: UTP (10/100M embedded PHY)<br>01: Reserved                      1x: Reserved | RW   | 00B     |
| 3:2     | Port1_TypeCfg[1:0] | Port 1 Interface Type Configuration.<br>00: UTP (10/100M embedded PHY)<br>01: Reserved                      1x: Reserved | RW   | 00B     |
| 1:0     | Port0_TypeCfg[1:0] | Port 0 Interface Type Configuration.<br>00: UTP (10/100M embedded PHY)<br>01: Reserved                      1x: Reserved | RW   | 00B     |

## 11.2.2. Port Configuration Register of Port N (N=0~4)

**Table 64. Port Configuration Register of Port N (N=0~4)**

| Reg.bit | Name             | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | Mode | Default               |
|---------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----------------------|
| 31      | ByPassTCRC       | 1: Do not recalculate CRC for CRC error frame<br>0: Recalculate CRC for CRC error frame                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | RW   | 0B                    |
| 30:26   | ExtPHYID[4:0]    | PHY ID Assign for PHY MII Register Polling Addressing. Identifies the external PHY ID for MDC/MDIO polling addressing. Only valid for ports 0~4.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | RW   | Port0~4<br>=0x0~4     |
| 25      | EnForceMode      | Enable Port Property (Link/Speed/Duplex/Flow Control) to be Set by Force Mode.<br>0: Disable (enable Auto-Negotiation)<br>In this mode, the port link/speed/duplex /flow control setting is based on the MDC/MDIO polling result.<br>1: Enable (Force Mode) (Disable Auto-Negotiation)<br>In this mode, the port speed/duplex /flow control setting is set by the force mode control bits in this register. Note that the method of determining the link status depends on the PollinkStatus setting.                                                                                                                                                                                                            | RW   | 0                     |
| 24      | PollinkStatus    | Polling PHY Link Status {EnForceMode, PollinkStatus}.<br>00, 01: Enable Auto-Negotiation<br>10: ForceMode. Disables Auto-Negotiation (this mode should be set for MAC-to-MAC connection)<br>11: ForceMode with polling link status. Disables Auto-Negotiation but polls the PHY's link status.                                                                                                                                                                                                                                                                                                                                                                                                                   | RW   | 0                     |
| 23      | ForceLink        | Force Link-Up or Link-Down Setting. Available Only If {EnForceMode, PollinkStatus}=10.<br>0: Force link down<br>1: Force link up<br><i>Note: If {EnForceMode, PollinkStatus}=11, the link status information is derived from PHY register 1 via the ASIC's auto-polling mechanism.</i>                                                                                                                                                                                                                                                                                                                                                                                                                           | RW   | 0                     |
| 22:18   | FrcAbi_AnAbi_sel | If EnForceMode=1, FrcAbi_AnAbi_sel is used to indicate the force mode operation for MAC or PHY mode operations.<br>FrcAbi_AnAbi_sel[0]: ForceDuplex<br>1: Force FULL duplex<br>0: Force HALF duplex<br>FrcAbi_AnAbi_sel[2:1]: ForceSpeed<br>00: Force 10Mbps                      01: Force 100Mbps<br>10: Reserved                          11: Reserved<br>FrcAbi_AnAbi_sel[4:3]: Reserved.<br><br>If EnForceMode=0, FrcAbi_AnAbi_sel is used to indicate Auto-Negotiation advertising ability.<br>FrcAbi_AnAbi_sel[0]: 10Mbps Half-duplex<br>FrcAbi_AnAbi_sel[1]: 10Mbps Full-duplex<br>FrcAbi_AnAbi_sel[2]: 100Mbps Half-duplex<br>FrcAbi_AnAbi_sel[3]: 100Mbps Full-duplex<br>FrcAbi_AnAbi_sel[4]: Reserved | RW   | 5'b11111 for port#0~4 |

| Reg.bit           | Name                                          | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Mode                                            | Default                       |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
|-------------------|-----------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|-------------------------------|---------------------------|-------------------------------------------------|----------|----|----|----|----------|----|-----|----|-----------|----|-----|----|----------|----|-----|-----|------------|-----|-----|-----|----|----|
| 17:16             | PauseFlowControl[1:0]<br>(ADVERTISE_PAUSEABY) | If EnForceMode=1, this register controls PAUSE flow control.<br>0: Enable TX pause ability<br>1: Enable RX pause ability<br><br>If EnForceMode=0, the PHY advertises PAUSE flow control.<br>0: PAUSE operation for full duplex links<br>1: Asymmetric PAUSE operation for full duplex links                                                                                                                                                                                                                                                                                                                                                                         | RW                                              | 2'b11                         |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| 15:12             | -                                             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | -                                               | -                             |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| 11:9              | BCSC_Types[2:0]                               | Broadcast Storm Control Packet Types Selection.<br>When Broadcast storm control is enabled, the control packet types can be selected.<br>Bit[0]: Enable control for broadcast packets<br>Bit[1]: Enable control for multicast packet<br>Bit[2]: Reserved<br>0: Disable<br>1: Enable<br>When Bit[3:0] are set as ‘000’, the port’s broadcast storm function is disabled.                                                                                                                                                                                                                                                                                             | RW                                              | 0B                            |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| 8                 | EnBCSC                                        | Enable Broadcast Storm Control.<br>0: Disable<br>1: Enable<br>When enabled, the broadcast storm control rate and control packet type should be defined in the broadcast storm control register.                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | RW                                              | 0B                            |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| 7                 | EnLoopBack                                    | Enable MAC – PHY Interface for MII Loopback.<br>Enable internal and external loopback. Sets the MAC as an internal loopback, and sets the PHY side as an external loopback.<br>0: Disable                      1: Enable                                                                                                                                                                                                                                                                                                                                                                                                                                            | RW                                              | 0B                            |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| 6                 | DisBKP                                        | Per-Port Disable Backpressure Function for Half Duplex Mode.<br>1: Disable                      0: Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | RW                                              | 0B                            |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| 5:4               | STP_PortST[1:0]                               | Spanning Tree Protocol Port State Control.<br>00: Disable State              01: Blocking/Listen State<br>10: Learning State            11: Forwarding State<br><table><tr><th>802.1d Port State</th><th>Pass Received Non-BPDU Frames</th><th>Pass Received BPDU Frames</th><th>Learning Station Location Into Address Database</th></tr><tr><td>Disabled</td><td>No</td><td>No</td><td>No</td></tr><tr><td>Blocking</td><td>No</td><td>Yes</td><td>No</td></tr><tr><td>Listening</td><td>No</td><td>Yes</td><td>No</td></tr><tr><td>Learning</td><td>No</td><td>Yes</td><td>Yes</td></tr><tr><td>Forwarding</td><td>Yes</td><td>Yes</td><td>Yes</td></tr></table> | 802.1d Port State                               | Pass Received Non-BPDU Frames | Pass Received BPDU Frames | Learning Station Location Into Address Database | Disabled | No | No | No | Blocking | No | Yes | No | Listening | No | Yes | No | Learning | No | Yes | Yes | Forwarding | Yes | Yes | Yes | RW | 11 |
| 802.1d Port State | Pass Received Non-BPDU Frames                 | Pass Received BPDU Frames                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Learning Station Location Into Address Database |                               |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| Disabled          | No                                            | No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | No                                              |                               |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| Blocking          | No                                            | Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | No                                              |                               |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| Listening         | No                                            | Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | No                                              |                               |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| Learning          | No                                            | Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Yes                                             |                               |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |
| Forwarding        | Yes                                           | Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Yes                                             |                               |                           |                                                 |          |    |    |    |          |    |     |    |           |    |     |    |          |    |     |     |            |     |     |     |    |    |

| Reg.bit | Name            | Description                                                                                                                                                                                                                                                                                                   | Mode | Default |
|---------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|
| 3       | MAC S/W Reset   | MAC S/W Reset supports a method to reset the MAC by software. It can reset the circuit in the RXC and TXC domain via an active-low signal. To reset the MAC, software should write a 1 following the writing of a 0 .<br>0: Reset state<br>1: Normal state                                                    | RW   | 1       |
| 2:1     | AcptMaxLen[1:0] | Configures the Maximum Acceptable Packet Length Supported.<br>This control is valid only when jumbo packet accept is disabled on a port.<br>00: 1536 bytes<br>01: 1552 bytes<br>10: 9k bytes (jumbo packet: 9216 bytes)<br>11: 16k~14 bytes (jumbo packet: 16370 bytes)                                       | RW   | 00B     |
| 0       | EnablePHYIf     | Enable PHY Interface.<br>The bit controls the MAC vs. PHY interface, irrelevant as to whether the port interface is UTP.<br>0: Disable<br>When disabled, the PHY interface will be isolated from the MAC. Packets will not be transmitted or received to/from the PHY to/from the MAC interface.<br>1: Enable | RW   | 0B      |

### 11.2.3. Port Status Register of Port N (N=0~4)

**Table 65. Port Status Register of Port N (N=0~4)**

| Reg.bit | Name              | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Mode         | Default |
|---------|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|---------|
| 31:14   | -                 | Reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | -            | -       |
| 13:12   | EEE Status[1:0]   | Port Link Status.<br>In NWay Mode, the status shown is that of PHY local and PHY remote ability.<br>In Force mode, the status is the configuration result of the force mode configuration registers.<br>Bit 1: Reserved<br>Bit 0: 100M EEE ability                                                                                                                                                                                                                                                                            | R            | 0       |
| 11:9    | -                 | Reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | -            | -       |
| 8       | LinkDownEventFlag | Port Link Down Event Detection Monitor Flag<br>0: Idle<br>1: Link Down event detected<br>When the Port link status changes from link-up to link-down, the flag bit will be latched as '1' until read to clear and updated to the new status.                                                                                                                                                                                                                                                                                  | Latch,<br>RW | 0       |
| 7:0     | PortStatus[7:0]   | Port Link Status<br>In an NWay Mode port, the status shown is that of PHY local and PHY remote ability.<br>In Force mode, the status is the configuration result of the force mode configuration registers.<br>This report is valid for UTP Interface mode.<br>Bit 7: NWay Enable (link by auto-negotiation)<br>Bit 6: RX PAUSE ability<br>Bit 5: TX PAUSE ability<br>Bit 4: LinkUp<br>Bit 3: Duplex<br>Bit 2: Reserved<br>Bit [1:0] LinkSpeed[1:0]<br>LinkSpeed[1:0]:<br>00: 10M<br>01: 100M<br>10: Reserved<br>11: Reserved | R            | 0       |

## 12. Green Ethernet

### *12.1. Cable Length Power Saving*

The RTL8196E provides link-on and dynamic detection of cable length, and dynamic adjustment of power required for the detected cable length. This feature provides high performance with minimum power consumption.

### *12.2. Link-Down Power Saving*

The RTL8196E implements link-down power saving on a per-port basis, greatly cutting power consumption when the network cable is disconnected. A port automatically enters link-down power saving mode ten seconds after the cable is disconnected from it. Once a port enters link-down power saving mode, it transmits normal link pulses on its TXOP/TXON pins and continues to monitor the RXIP/RXIN pins to detect incoming signals, which might be 100Base-TX MLT-3 idle pattern, 10Base-T link pulses, or Auto-Negotiation's FLP (Fast Link Pulse). After it detects an incoming signal, it wakes up from link-down power saving mode and operates in normal mode according to the result of the connection's auto-negotiation.

### *12.3. Energy Efficient Ethernet (EEE)*

The RTL8196E supports IEEE 802.3az, also known as Energy Efficient Ethernet (EEE) in 100Base-TX in full duplex operation, and 10Base-T in full/half duplex mode. It provides a protocol to coordinate transitions to/from a lower power consumption level (Low Power Idle mode) based on link utilization. When no packets are being transmitted, the system goes to Low Power Idle mode to save power. Once packets need to be transmitted, the system returns to normal mode, and does this without changing the link status and without dropping/corrupting frames.

To save power, when the system is in Low Power Idle mode, most of the circuits are disabled, however, the transition time to/from Low Power Idle mode is kept small enough to be transparent to upper layer protocols and applications.

EEE also specifies a negotiation method to enable link partners to determine whether EEE is supported and to select the best set of parameters common to both devices.

- For 100Base-TX PHY: Supports Energy Efficient Ethernet with the optional function of Low Power Idle.
- For 10Base-T, EEE defines a 10Mbps PHY (10Base-Te) with reduced transmit amplitude requirements. 10Base-Te is fully interoperable with 10Base-T PHYs over 100m of class-D (Cat-5) cable.

The RTL8196E MAC uses Low Power Idle signaling to indicate to the PHY and to the link partner that a break in the data stream is expected. Components may use this information to enter power saving modes that require additional time to resume normal operation. Similarly, it informs the LPI Client that the link partner has sent such an indication.

## 13. DC Specifications

### 13.1. Operating Conditions

**Table 66. Operating Conditions**

| Symbol        | Parameter                        | Min.              | Typ.             | Max.              | Units |
|---------------|----------------------------------|-------------------|------------------|-------------------|-------|
| VDD33         | Digital I/O Power Supply 3.3V    | 3.135             | 3.3              | 3.465             | V     |
| AVDD33        | Analog Power Supply 3.3V         | 3.135             | 3.3              | 3.465             | V     |
| VDD10         | Core Power Supply 1.0V           | 0.95              | 1.00             | 1.05              | V     |
| AVDD10        | Analog Power Supply 1.0V         | 0.95              | 1.00             | 1.05              | V     |
| AVDD33X       | 25/40MHz Crystal Power 3.3V      | 3.135             | 3.3              | 3.465             | V     |
| AVDD33_BG     | System Bandgap Power Supply 3.3V | 3.135             | 3.3              | 3.465             | V     |
| AVDD10_PCIE   | PCI Express Analog Power 1.0V    | 0.95              | 1.00             | 1.05              | V     |
| AVDD10_PHYPLL | Ethernet PHY PLL Power 1.0V      | 0.95              | 1.00             | 1.05              | V     |
| AVDD33_PHYPLL | Ethernet PHY PLL Power 3.3V      | 3.135             | 3.3              | 3.465             | V     |
| AVDD33_USB    | USB2.0 Analog Power 3.3V         | 3.135             | 3.3              | 3.465             | V     |
| AVDD10_USB    | USB2.0 Analog Power 1.0V         | 0.95              | 1.00             | 1.05              | V     |
| AVDD33_SWR    | SWR Power Input 3.3V             | 3.135             | 3.3              | 3.465             | V     |
| VDD33_LDO_IN  | LDO Power Input 3.3V             | 3.135             | 3.3              | 3.465             | V     |
| VDD33_25      | SDR DRAM I/O Power Supply 3.3V   | 3.135             | 3.3              | 3.465             | V     |
|               | DDR1 DRAM I/O Power Supply 2.5V  | 2.4               | 2.5              | 2.7               |       |
|               | DDR2 DRAM I/O Power Supply 1.8V  | 1.7               | 1.8              | 1.9               |       |
| VREF          | DDR1/DDR2 Reference Voltage      | 0.49*VDD<br>33_25 | 0.5*VDD<br>33_25 | 0.51*VDD<br>33_25 | V     |

### 13.2. Total Power Consumption

**Table 67. Total Power Consumption**

| SYM | Conditions                                  | Min | Typ. | Max | Units |
|-----|---------------------------------------------|-----|------|-----|-------|
| PS  | All LAN Ports Idle                          | -   | 0.31 | -   | Watt  |
|     | LAN Full Load Active for Link at 100Base-TX | -   | 0.87 | -   |       |

*Note: Power consumption is measured at full load of the chip system.*

### 13.3. SDR DRAM Bus DC Parameters

**Table 68. SDR DRAM Bus DC Parameters**

| Symbol          | Parameter                        | Conditions                 | Min. | Typ. | Max. | Units | Notes |
|-----------------|----------------------------------|----------------------------|------|------|------|-------|-------|
| V <sub>IH</sub> | Input-High Voltage               | LVTTL                      | 2.0  | -    | -    | V     | 1     |
| V <sub>IL</sub> | Input-Low Voltage                | LVTTL                      | -    | -    | 0.8  | V     | 2     |
| V <sub>OH</sub> | Output-High Voltage              | -                          | 2.4  | -    | -    | V     | 3     |
| V <sub>OL</sub> | Output-Low Voltage               | -                          | -    | -    | 0.4  | V     | 3     |
| I <sub>IL</sub> | Input-Leakage Current            | V <sub>IN</sub> =3.3V or 0 | -10  | ±1   | 10   | μA    | -     |
| I <sub>OZ</sub> | Tri-State Output-Leakage Current | -                          | -10  | ±1   | 10   | μA    | -     |
| R <sub>PU</sub> | Input Pull-Up Resistance         | -                          | -    | 75   | -    | KΩ    | 4     |
| R <sub>PD</sub> | Input Pull-Down Resistance       | -                          | -    | 75   | -    | KΩ    | 4     |

Note 1: V<sub>IH</sub> overshoot:  $V_{IH(MAX)} = V_{DDH} + 2V$  for a pulse width  $\leq 3ns$ , and the pulse width not greater than one third of the cycle rate.

Note 2: V<sub>IL</sub> undershoot:  $V_{IL(MIN)} = -2V$  for a pulse width  $\leq 3ns$  cannot be exceeded.

Note 3: The output current buffer is 16mA for SDR DRAM clock, address, and data bus.

Note 4: These values are typical values checked in the manufacturing process and are not tested.

### 13.4. DDR DRAM Bus DC Parameters

**Table 69. DDR DRAM Bus DC Parameters**

| Symbol          | Parameter                        | Conditions                 | Min.      | Typ. | Max.      | Units |
|-----------------|----------------------------------|----------------------------|-----------|------|-----------|-------|
| V <sub>IH</sub> | Input-High Voltage               | SSTL_2                     | VREF+0.15 | -    | VREF+0.3  | V     |
| V <sub>IL</sub> | Input-Low Voltage                | SSTL_2                     | -0.3      | -    | VREF-0.15 | V     |
| V <sub>TT</sub> | I/O Termination Voltage          | -                          | VREF-0.04 | -    | VREF+0.04 | V     |
| I <sub>IL</sub> | Input-Leakage Current            | V <sub>IN</sub> =VREF or 0 | -10       | ±1   | 10        | μA    |
| I <sub>OZ</sub> | Tri-State Output-Leakage Current | -                          | -10       | ±1   | 10        | μA    |

### 13.5. Flash Bus DC Parameters

**Table 70. Flash Bus DC Parameters**

| Symbol          | Parameter                        | Conditions                 | Min. | Typ. | Max. | Units | Notes |
|-----------------|----------------------------------|----------------------------|------|------|------|-------|-------|
| V <sub>IH</sub> | Input-High Voltage               | LVTTL                      | 2.0  | -    | -    | V     | 1     |
| V <sub>IL</sub> | Input-Low Voltage                | LVTTL                      | -    | -    | 0.8  | V     | 2     |
| V <sub>OH</sub> | Output-High Voltage              | -                          | 2.4  | -    | -    | V     | 3     |
| V <sub>OL</sub> | Output-Low Voltage               | -                          | -    | -    | 0.4  | V     | 3     |
| I <sub>IL</sub> | Input-Leakage Current            | V <sub>IN</sub> =3.3V or 0 | -10  | ±1   | 10   | μA    | -     |
| I <sub>OZ</sub> | Tri-State Output-Leakage Current | -                          | -10  | ±1   | 10   | μA    | -     |
| R <sub>PU</sub> | Input Pull-Up Resistance         | -                          | -    | 75   | -    | KΩ    | 4     |
| R <sub>PD</sub> | Input Pull-Down Resistance       | -                          | -    | 75   | -    | KΩ    | 4     |

Note 1: V<sub>IH</sub> overshoot:  $V_{IH(MAX)} = V_{DDH} + 2V$  for a pulse width  $\leq 3ns$ .

Note 2: V<sub>IL</sub> undershoot:  $V_{IL(MIN)} = -2V$  for a pulse width  $\leq 3ns$ .

Note 3: The output current buffer is 8mA for the flash address and data bus; and is 8mA for Flash control signals.

Note 4: These values are typical values checked in the manufacturing process and are not tested.

### 13.6. USB v1.1 DC Parameters

**Table 71. USB v1.1 DC Parameters**

| Symbol          | Parameter             | Conditions                 | Min. | Typ. | Max. | Units | Notes |
|-----------------|-----------------------|----------------------------|------|------|------|-------|-------|
| V <sub>IH</sub> | Input-High Voltage    | -                          | 2.0  | -    | -    | V     | 2     |
| V <sub>IL</sub> | Input-Low Voltage     | -                          | -    | -    | 0.8  | V     | 2     |
| V <sub>OH</sub> | Output-High Voltage   | -                          | 2.4  | -    | -    | V     | 2     |
| V <sub>OL</sub> | Output-Low Voltage    | -                          | -    | -    | 0.4  | V     | 2     |
| I <sub>IL</sub> | Input-Leakage Current | V <sub>IN</sub> =3.3V or 0 | -    | -    | -    | μA    | 1     |

Note 1: These values are typical values checked in the manufacturing process and are not tested.

Note 2: For additional information, see the USB v1.1 Specification.

### 13.7. USB v2.0 DC Parameters

**Table 72. USB v2.0 DC Parameters**

| Symbol          | Parameter             | Conditions | Min. | Typ. | Max. | Units | Notes |
|-----------------|-----------------------|------------|------|------|------|-------|-------|
| V <sub>IH</sub> | Input-High Voltage    | -          | 200  | -    | -    | mV    | 2     |
| V <sub>IL</sub> | Input-Low Voltage     | -          | -    | -    | 10   | mV    | 2     |
| V <sub>OH</sub> | Output-High Voltage   | -          | 300  | -    | 500  | mV    | 2     |
| V <sub>OL</sub> | Output-Low Voltage    | -          | -10  | -    | 10   | mV    | 2     |
| I <sub>IL</sub> | Input-Leakage Current | -          | -    | -    | -    | μA    | 1     |

Note 1: These values are typical values checked in the manufacturing process and are not tested.

Note 2: For additional information, see the USB v2.0 Specification.

### 13.8. UART DC Parameters

**Table 73. UART DC Parameters**

| Symbol          | Parameter                  | Conditions                 | Min. | Typ. | Max. | Units | Notes |
|-----------------|----------------------------|----------------------------|------|------|------|-------|-------|
| V <sub>IH</sub> | Input-High Voltage         | LVTTL                      | 2.0  | -    | -    | V     | -     |
| V <sub>IL</sub> | Input-Low Voltage          | LVTTL                      | -    | -    | 0.8  | V     | -     |
| V <sub>OH</sub> | Output-High Voltage        | -                          | 2.4  | -    | -    | V     | 1     |
| V <sub>OL</sub> | Output-Low Voltage         | -                          | -    | -    | 0.4  | V     | 1     |
| I <sub>IL</sub> | Input-Leakage Current      | V <sub>IN</sub> =3.3V or 0 | -10  | ±1   | 10   | μA    | 2     |
| R <sub>PU</sub> | Input Pull-Up Resistance   | -                          | -    | 75   | -    | KΩ    | 2     |
| R <sub>PD</sub> | Input Pull-Down Resistance | -                          | -    | 75   | -    | KΩ    | 2     |

Note 1: The output current buffer is 8mA for UART related signals.

Note 2: These values are typical values checked in the manufacturing process and are not tested.

### 13.9. GPIO DC Parameters

**Table 74. GPIO DC Parameters**

| Symbol          | Parameter                  | Conditions | Min. | Typ. | Max. | Units | Notes |
|-----------------|----------------------------|------------|------|------|------|-------|-------|
| V <sub>IH</sub> | Input-High Voltage         | LVTTL      | 2.0  | -    | -    | V     | -     |
| V <sub>IL</sub> | Input-Low Voltage          | LVTTL      | -    | -    | 0.8  | V     | -     |
| V <sub>OH</sub> | Output-High Voltage        | -          | 2.4  | -    | -    | V     | 1     |
| V <sub>OL</sub> | Output-Low Voltage         | -          | -    | -    | 0.4  | V     | 1     |
| I <sub>IL</sub> | Input-Leakage Current      | -          | -10  | ±1   | 10   | μA    | 2     |
| R <sub>PD</sub> | Input Pull-Down Resistance | -          | -    | 75   | -    | KΩ    | 2     |

Note 1: The output current buffer is 8mA for GPIO related signals.

Note 2: These values are typical values checked in the manufacturing process and are not tested.

### 13.10. JTAG DC Parameters

**Table 75. JTAG DC Parameters**

| Symbol          | Parameter                  | Conditions                 | Min. | Typ. | Max. | Units | Notes |
|-----------------|----------------------------|----------------------------|------|------|------|-------|-------|
| V <sub>IH</sub> | Input-High Voltage         | LVTTL                      | 2.0  | -    | -    | V     | -     |
| V <sub>IL</sub> | Input-Low Voltage          | LVTTL                      | -    | -    | 0.8  | V     | -     |
| V <sub>OH</sub> | Output-High Voltage        | I <sub>OH</sub>   = 2~16mA | 2.4  | -    | -    | V     | 1     |
| V <sub>OL</sub> | Output-Low Voltage         | I <sub>OL</sub>   = 2~16mA | -    | -    | 0.4  | V     | 1     |
| I <sub>IL</sub> | Input-Leakage Current      | -                          | -10  | ±1   | 10   | μA    | 2     |
| R <sub>PD</sub> | Input Pull-Down Resistance | -                          | -    | 75   | -    | KΩ    | 2     |

Note 1: The output current buffer is 4mA for JTAG related signals.

Note 2: These values are typical values checked in the manufacturing process and are not tested.

### 13.11. Reset DC Parameters

**Table 76. Reset DC Parameters**

| Symbol          | Parameter          | Conditions | Min. | Typ. | Max. | Units |
|-----------------|--------------------|------------|------|------|------|-------|
| V <sub>IH</sub> | Input-High Voltage | LVTTL      | 2.0  | -    | -    | V     |
| V <sub>IL</sub> | Input-Low Voltage  | LVTTL      | -    | -    | 0.8  | V     |

### 13.12. LED DC Parameters

**Table 77. LED DC Parameters**

| Symbol             | Parameter           | Conditions | Min. | Typ. | Max. | Units |
|--------------------|---------------------|------------|------|------|------|-------|
| V <sub>OHED</sub>  | Output-High Voltage | -          | 2.4  | -    | -    | V     |
| V <sub>OLLED</sub> | Output-Low Voltage  | -          | -    | -    | 0.4  | V     |

Note: The output current buffer for LED signals is 8mA.

## 14. AC Specifications

### 14.1. Clock Signal Timing

#### 14.1.1. 25MHz System Clock Timing


**Table 78. 25MHz System Clock Timing**

| Symbol               | Parameter                                                           | Min. | Typ. | Max. | Units | Notes |
|----------------------|---------------------------------------------------------------------|------|------|------|-------|-------|
| $V_{IH}$             | Input-High Voltage                                                  | 2.0  | -    | -    | V     | -     |
| $V_{IL}$             | Input-Low Voltage                                                   | -    | -    | 0.8  | V     | -     |
| $T_{FREQUENCY}$      | Clock Frequency for RTL8196E Crystal or Oscillator                  | -    | 25   | -    | MHz   | 1     |
| $\Delta_{FREQUENCY}$ | Clock Tolerance Over 0°C to 50°C                                    | -50  | -    | 50   | ppm   | -     |
| $C_{SHUNT}$          | Crystal Parameter (Sometimes Referred to as the Holder Capacitance) | -    | -    | 7    | pF    | 2     |
| $C_1$                | Load Capacitance                                                    | -    | -    | 30   | pF    | 3     |
| $C_2$                | Load Capacitance                                                    | -    | -    | 30   | pF    | 3     |
| $T_{DC}$             | Duty Cycle                                                          | -    | 50   | -    | %     | -     |


*Note 1: This value could be an oscillator input or a series resonant frequency from a crystal. If used as an oscillator input, tie to the crystal input pin and leave the crystal output pin disconnected.*

*Note 2: The 25MHz Crystal  $CL=16pF$  is used on the RTL8196E.*

*Note 3: The RTL8196E PLL circuit requires an external 25MHz crystal with shunt capacitors. These shunt capacitors cannot be over 30pF due to chip design requirements.*



**Figure 3. Typical Connection to a Crystal**



**Figure 4. Typical Connection to an Oscillator**

### 14.1.2. 40MHz System Clock Timing

**Table 79. 40MHz System Clock Timing**


| Symbol               | Parameter                          | Min. | Typ. | Max. | Units |
|----------------------|------------------------------------|------|------|------|-------|
| $V_{IH}$             | Input-High Voltage                 | 1.2  | 1.4  | 2.0  | V     |
| $V_{IL}$             | Input-Low Voltage                  | -    | -    | 0.2  | V     |
| $T_{FREQUENCY}$      | Clock Frequency                    | -    | 40   | -    | MHz   |
| $\Delta_{FREQUENCY}$ | Clock Tolerance (between 0°C~70°C) | -50  | -    | 50   | ppm   |
| $T_{DC}$             | Duty Cycle                         | -    | 50   | -    | %     |

### 14.1.3. SDR DRAM Clock Timing


**Table 80. SDR DRAM Clock Timing**

| Symbol                  | Parameter                                          | Min. | Typ.<br>(156.25MHz) | Max. | Units | Notes |
|-------------------------|----------------------------------------------------|------|---------------------|------|-------|-------|
| $T_{PERIOD\_SDRAMCLK}$  | Clock Period for SDR DRAM Clock                    | -    | 6.4                 | -    | ns    | -     |
| $T_{CLKHIGH}$           | SDR DRAM Clock High Time                           | -    | 3.2                 | -    | ns    | -     |
| $T_{CLKLOW}$            | SDR DRAM Clock Low Time                            | -    | 3.2                 | -    | ns    | -     |
| $T_{RISE/FALL}$         | Rise and Fall Time Requirements for SDR DRAM Clock | -    | -                   | 2    | ns    | -     |
| $T_{RISE/FALL\_OUTPUT}$ | Propagation Delay for Output Rising and Falling    | -    | NA                  | -    | ns    | 1     |

Note: For detailed information, contact Realtek for the IBIS model.



**Figure 5. SDR DRAM Clock Specifications-1**



**Figure 6. SDR DRAM Clock Specifications-2**

## 14.2. Bus Signal Timing


### 14.2.1. SDR DRAM Bus

#### 14.2.1.1 SDR DRAM Input Timing

**Table 81. SDR DRAM Input Timing**

| Symbol             | Parameter                                                                                                                | Min. | Typ. | Max. | Units |
|--------------------|--------------------------------------------------------------------------------------------------------------------------|------|------|------|-------|
| $T_{\text{SETUP}}$ | Input Setup Prior to Rising Edge of Clock.<br>Inputs included in this timing are MD[15: 0] (during a read operation)     | -    | 1.13 | -    | ns    |
| $T_{\text{HOLD}}$  | Input Hold Time after the Rising Edge of Clock.<br>Inputs included in this timing are MD[15:0] (during a read operation) | -    | 0    | -    | ns    |

*Note: The RTL8196E integrates some timing controls on the interface. Here the timing parameters listed in the table are extracted in the default situation (without specific controls).*




**Figure 7. SDR DRAM Input Timing**

#### 14.2.1.2 SDR DRAM Output Timing

**Table 82. SDR DRAM Output Timing**

| Symbol               | Parameter                                                                                                                                                 | Min. | Typ. | Max. | Units |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|-------|
| $T_{\text{CLK2OUT}}$ | Rising Edge of Clock-to-Signal Output.<br>Outputs include this timing are MD[15: 0], MCS0#, MCS1#, RAS#, CAS#, LDQM, UDQM, WE# (during a write operation) | -    | -    | 2.3  | ns    |
| $T_{\text{HOLDOUT}}$ | Signal Output Hold Time after the Rising Edge of the Clock.<br>Outputs included in this timing are MD[15: 0] (during a write operation)                   | 0.8  | -    | -    | ns    |

*Note: Timing was tested with 75-pF capacitor to ground.*




**Figure 8. SDR DRAM Output Timing**

### 14.2.1.3 SDR DRAM Access Control Timing

**Table 83. SDR DRAM Access Control Timing**

| Symbol                    | Parameter                                                                                        | Units         | Notes |
|---------------------------|--------------------------------------------------------------------------------------------------|---------------|-------|
| $T_{\text{REFRESH}}$      | Auto-Refresh Timing.<br>Controlled by Reg. 0xB8001008 (DTR)                                      | $\mu\text{s}$ | -     |
| $T_{\text{RCD}}$          | The Time Interval between RAS# Active and CAS# Active.<br>Controlled by Reg. 0xB8001008 (DTR)    | ns            | -     |
| $T_{\text{RP}}$           | The Time Interval between Pre-Charge and the Next Active.<br>Controlled by Reg. 0xB8001008 (DTR) | ns            | -     |
| $T_{\text{RAS}}$          | The Time Interval between Active and Pre-Charge.<br>Controlled by Reg. 0xB8001008 (DTR)          | ns            | -     |
| $T_{\text{RC}}$           | The Time Interval between Active and the Next Active.<br>Controlled by Reg. 0xB8001008 (DTR)     | ns            | 1     |
| $T_{\text{RFC}}$          | The Time Interval between Auto-Refresh and Active.<br>Controlled by Reg. 0xB8001008 (DTR)        | ns            | -     |
| $T_{\text{CAS\_LATENCY}}$ | The Data Output Delay after CAS# Active.<br>Controlled by Reg. 0xB8001004 (DCR)                  | ns            | -     |

Note:  $TRC = TRAS + TRP$ .



**Figure 9. SDR DRAM Access Control Timing**

## 14.2.2. DDR DRAM Bus

### 14.2.2.1 DDR DRAM Input Timing

**Table 84. DDR DRAM Input Timing**

| Symbol             | Parameter                                                                                                               | Units | Notes |
|--------------------|-------------------------------------------------------------------------------------------------------------------------|-------|-------|
| T <sub>SETUP</sub> | Input Setup Prior to Rising Edge of Clock.<br>Inputs included in this timing are D[31: 0] (during a read operation)     | ns    | 1     |
| T <sub>HOLD</sub>  | Input Hold Time after the Rising Edge of Clock.<br>Inputs included in this timing are D[31:0] (during a read operation) | ns    | 1     |

*Note: The RTL8196E integrates some timing control registers on the interface.*

### 14.2.2.2 DDR DRAM Output Timing

**Table 85. DDR DRAM Output Timing**

| Symbol               | Parameter                                                                                                                                                          | Units | Notes |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------|
| T <sub>CLK2OUT</sub> | Rising Edge of Clock-to-Signal Output.<br>Outputs include this timing are D[31: 0], CS0#, CS1#, RAS#, CAS#, LDQM, UDQM, WE#, LDQS, UDQS (during a write operation) | ns    | 1     |
| T <sub>HOLDOUT</sub> | Signal Output Hold Time after the Rising Edge of the Clock.<br>Outputs included in this timing are D[31: 0] (during a write operation)                             | ns    | 1     |


*Note: The RTL8196E integrates some timing control registers on the interface.*

### 14.2.2.3 DDR DRAM Access Control Timing

**Table 86. DDR DRAM Access Control Timing**

| Symbol                    | Parameter                                                                                        | Units         | Notes |
|---------------------------|--------------------------------------------------------------------------------------------------|---------------|-------|
| $T_{\text{REFRESH}}$      | Auto-Refresh Timing.<br>Controlled by Reg. 0xB8001008 (DTR)                                      | $\mu\text{s}$ | -     |
| $T_{\text{RCD}}$          | The Time Interval between RAS# Active and CAS# Active.<br>Controlled by Reg. 0xB8001008 (DTR)    | ns            | -     |
| $T_{\text{RP}}$           | The Time Interval between Pre-Charge and the Next Active.<br>Controlled by Reg. 0xB8001008 (DTR) | ns            | -     |
| $T_{\text{RAS}}$          | The Time Interval between Active and Pre-Charge.<br>Controlled by Reg. 0xB8001008 (DTR)          | ns            | -     |
| $T_{\text{RC}}$           | The Time Interval between Active and the Next Active.<br>Controlled by Reg. 0xB8001008 (DTR)     | ns            | 1     |
| $T_{\text{RFC}}$          | The Time Interval between Auto-Refresh and Active.<br>Controlled by Reg. 0xB8001008 (DTR)        | ns            | -     |
| $T_{\text{CAS\_LATENCY}}$ | The Data Output Delay after CAS# Active.<br>Controlled by Reg. 0xB8001004 (DCR)                  | ns            | -     |

Note:  $TRC = TRAS + TRP$ .




**Figure 10. DDR DRAM Access Control Timing**

### 14.2.3. Serial Flash Interface

#### 14.2.3.1 Serial Flash Interface Output Timing

**Table 87. Serial Flash Interface Output Timing**

| Symbol     | Parameter                                                                       | Min. | Typ. | Max. | Units |
|------------|---------------------------------------------------------------------------------|------|------|------|-------|
| $T_{SLCH}$ | The Timing Interval from Chip-Select Activated to the First Clock Rising Edge   | 2    | -    | -    | ns    |
| $T_{CHSH}$ | The Timing Interval from the Last Clock Rising Edge to Chip-Select De-Activated | 5    | -    | -    | ns    |
| $T_{CLQV}$ | The Timing Interval from the Last Clock Falling Edge to Data-Out Validated      | -    | -    | 10   | ns    |
| $T_{CLQX}$ | The Timing Interval from the Next Clock Falling Edge to Data-Out Invalidated    | 0    | -    | -    | ns    |




**Figure 11. Serial Flash Interface Output Timing**

#### 14.2.3.2 Serial Flash Interface Input Timing

**Table 88. Serial Flash Interface Input Timing**

| Symbol     | Parameter                                                                | Min. | Typ. | Max. | Units |
|------------|--------------------------------------------------------------------------|------|------|------|-------|
| $T_{DVCH}$ | The Timing Interval from Data-Input Ready to the Clock Rising Edge       | 2    | -    | -    | ns    |
| $T_{CHDX}$ | The Timing Interval from the Clock Rising Edge to Data-Input Invalidated | 5    | -    | -    | ns    |




**Figure 12. Serial Flash Interface Input Timing**

## 14.2.4. JTAG Boundary Scan


**Table 89. JTAG Boundary Scan Interface Timing Values**

| Symbol     | Parameter                                    | Min. | Typ. | Max. | Units | Notes |
|------------|----------------------------------------------|------|------|------|-------|-------|
| $T_{bscl}$ | JTAG Clock Low Time                          | 50   | -    | -    | ns    | 1     |
| $T_{bsch}$ | JTAG Clock High Time                         | 50   | -    | -    | ns    | 1     |
| $T_{bsis}$ | TDI, TMS Setup Time to Rising Edge of TCK    | 10   | -    | -    | ns    | -     |
| $T_{bsih}$ | TDI, TMS Hold Time from Rising Edge of TCK   | 10   | -    | -    | ns    | -     |
| $T_{bsoh}$ | TDO Hold Time after Falling Edge of TCK      | 1.5  | -    | -    | ns    | -     |
| $T_{bsod}$ | TDO Output from Falling Edge of TCK          | -    | -    | 40   | ns    | -     |
| $T_{bsr}$  | JTAG Reset Period                            | 30   | -    | -    | ns    | -     |
| $T_{bsrs}$ | TMS Setup Time to Rising Edge of JTAG Reset  | 10   | -    | -    | ns    | -     |
| $T_{bsrh}$ | TMS Hold Time from Rising Edge of JTAG Reset | 10   | -    | -    | ns    | -     |

Note 1: JTAG clock TCK may be stopped indefinitely in either the low or high phase.




**Figure 13. Boundary-Scan General Timing**



**Figure 14. Boundary-Scan Reset Timing**

### 14.2.5. Power Configuration Timing

Power up configuration only relates to internal timing. The external hardware pin reset is unconcerned with power up configuration. The Hardware reset pin is valid when an internal reset ends the active state.



**Figure 15. Power Up Configuration Timing**

## 14.3. PCI Express Bus Parameters

### 14.3.1. Differential Transmitter Parameters

**Table 90. Differential Transmitter Parameters**

| Symbol                            | Parameter                                                                                          | Min    | Typical | Max      | Units    |
|-----------------------------------|----------------------------------------------------------------------------------------------------|--------|---------|----------|----------|
| UI                                | Unit Interval                                                                                      | 399.88 | 400     | 400.12   | ps       |
| $V_{TX-DIFFp-p}$                  | Differential Peak-to-Peak Output Voltage                                                           | 0.800  | -       | 1.2      | V        |
| $V_{TX-DE-RATIO}$                 | De-Emphasized Differential Output Voltage (Ratio)                                                  | -3.0   | -3.5    | -4.0     | dB       |
| $T_{TX-EYE}$                      | Minimum TX Eye Width                                                                               | 0.75   | -       | -        | UI       |
| $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ | Maximum Time between the Jitter Median and Maximum Deviation from the Median                       | -      | -       | 0.125    | UI       |
| $T_{TX-RISE}, T_{TX-FALL}$        | D+/D- TX Output Rise/Fall Time                                                                     | 0.125  | -       | -        | UI       |
| $V_{TX-CM-ACp}$                   | RMS AC Peak Common Mode Output Voltage                                                             | -      | -       | 20       | mV       |
| $V_{TX-CM-DCACTIVE-IDLEDELTA}$    | Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle                             | 0      | -       | 100      | mV       |
| $V_{TX-CM-DCLINE-DELTA}$          | Absolute Delta of DC Common Mode Voltage between D+ and D-                                         | 0      | -       | 25       | mV       |
| $V_{TX-IDLE-DIFFp}$               | Electrical Idle Differential Peak Output Voltage                                                   | 0      | -       | 20       | mV       |
| $V_{TX-RCV-DETECT}$               | The Amount of Voltage Change Allowed During Receiver Detection                                     | -      | -       | 600      | mV       |
| $V_{TX-DC-CM}$                    | TX DC Common Mode Voltage                                                                          | 0      | -       | 3.6      | V        |
| $I_{TX-SHORT}$                    | TX Short Circuit Current Limit                                                                     | -      | -       | 90       | mA       |
| $T_{TX-IDLE-MIN}$                 | Minimum Time Spent in Electrical Idle                                                              | 50     | -       | -        | UI       |
| $T_{TX-IDLE-SETTO-IDLE}$          | Maximum Time to Transition to A Valid Electrical Idle After Sending An Electrical Idle Ordered Set | -      | -       | 20       | UI       |
| $T_{TX-IDLE-TOTO-DIFF-DATA}$      | Maximum Time to Transition to Valid TX Specifications After Leaving An Electrical Idle Condition   | -      | -       | 20       | UI       |
| $RL_{TX-DIFF}$                    | Differential Return Loss                                                                           | 10     | -       | -        | dB       |
| $RL_{TX-CM}$                      | Common Mode Return Loss                                                                            | 6      | -       | -        | dB       |
| $Z_{TX-DIFF-DC}$                  | DC Differential TX Impedance                                                                       | 80     | 100     | 120      | $\Omega$ |
| $L_{TX-SKEW}$                     | Lane-to-Lane Output Skew                                                                           | -      | -       | 500+2*UI | ps       |
| $C_{TX}$                          | AC Coupling Capacitor                                                                              | 75     | -       | 200      | nF       |
| $T_{crosslink}$                   | Crosslink Random Timeout                                                                           | 0      | -       | 1        | ms       |

Note 1: Refer to PCI Express Base Specification, rev.1.1, for correct measurement environment setting of each parameter.

Note 2: The data rate can be modulated with an SSC (Spread Spectrum Clock) from +0 to -0.5% of the nominal data rate frequency, at a modulation rate in the range not exceeding 30kHz – 33kHz. The  $\pm 300$ ppm requirement still holds, which requires the two communicating ports be modulated such that they never exceed a total of 600ppm difference.

### 14.3.2. Differential Receiver Parameters

**Table 91. Differential Receiver Parameters**

| Symbol                                    | Parameter                                                                    | Min.   | Typical | Max.   | Units |
|-------------------------------------------|------------------------------------------------------------------------------|--------|---------|--------|-------|
| UI                                        | Unit Interval                                                                | 399.88 | 400     | 400.12 | ps    |
| V <sub>RX-DIFFp-p</sub>                   | Differential Input Peak-to-Peak Voltage                                      | 0.175  | -       | 1.200  | V     |
| T <sub>RX-EYE</sub>                       | Minimum Receiver Eye Width                                                   | 0.4    | -       | -      | UI    |
| T <sub>RX-EYE-MEDIAN-to- MAX-JITTER</sub> | Maximum Time Between the Jitter Median and Maximum Deviation from the Median | -      | -       | 0.3    | UI    |
| V <sub>RX-CM-ACp</sub>                    | AC Peak Common Mode Input Voltage                                            | -      | -       | 150    | mV    |
| RL <sub>RX-DIFF</sub>                     | Differential Return Loss                                                     | 10     | -       | -      | dB    |
| RL <sub>RX-CM</sub>                       | Common Mode Return Loss                                                      | 6      | -       | -      | dB    |
| Z <sub>RX-DIFF-DC</sub>                   | DC Differential Input Impedance                                              | 80     | 100     | 120    | Ω     |
| Z <sub>RX-DC</sub>                        | DC Input Impedance                                                           | 40     | 50      | 60     | Ω     |
| Z <sub>RX-HIGH-IMP-DC</sub>               | Powered Down DC Input Impedance                                              | 200k   | -       | -      | Ω     |
| V <sub>RX-IDLE-DET-DIFFp-p</sub>          | Electrical Idle Detect Threshold                                             | 65     | -       | 175    | mV    |
| T <sub>RX-IDLE-DET- DIFFENTERTIME</sub>   | Unexpected Electrical Idle Enter Detect Threshold Integration Time           | -      | -       | 10     | ms    |
| L <sub>RX-SKEW</sub>                      | Total Skew                                                                   | -      | -       | 20     | ns    |

Note: Refer to PCI Express Base Specification, rev.1.1, for correct measurement environment setting of each parameter.

### 14.3.3. REFCLK Parameters

**Table 92. REFCLK Parameters**

| Symbol                   | Parameter                                                   | 100MHz Input |        | Units | Note      |
|--------------------------|-------------------------------------------------------------|--------------|--------|-------|-----------|
|                          |                                                             | Min          | Max    |       |           |
| Rise Edge Rate           | Rising Edge Rate                                            | 0.6          | 4.0    | V/ns  | 2, 3      |
| Fall Edge Rate           | Falling Edge Rate                                           | 0.6          | 4.0    | V/ns  | 2, 3      |
| V <sub>IH</sub>          | Differential Input High Voltage                             | +150         | -      | mV    | 2         |
| V <sub>IL</sub>          | Differential Input Low Voltage                              | -            | -150   | mV    | 2         |
| V <sub>CROSS</sub>       | Absolute Crossing Point Voltage                             | +250         | +550   | mV    | 1, 4, 5   |
| V <sub>CROSS DELTA</sub> | Variation of V <sub>CROSS</sub> Over All Rising Clock Edges | -            | +140   | mV    | 1, 4, 9   |
| V <sub>RB</sub>          | Ring-Back Voltage Margin                                    | -100         | +100   | mV    | 2, 12     |
| T <sub>STABLE</sub>      | Time before V <sub>RB</sub> is Allowed                      | 500          | -      | ps    | 2, 12     |
| T <sub>PERIOD AVG</sub>  | Average Clock Period Accuracy                               | -300         | +2800  | ppm   | 2, 10, 13 |
| T <sub>PERIOD ABS</sub>  | Absolute Period<br>(Including Jitter and Spread Spectrum)   | 9.847        | 10.203 | ns    | 2, 6      |
| T <sub>CCJITTER</sub>    | Cycle to Cycle Jitter                                       | -            | 150    | ps    | 2         |
| V <sub>MAX</sub>         | Absolute Maximum Input Voltage                              | -            | +1.15  | V     | 1, 7      |
| V <sub>MIN</sub>         | Absolute Minimum Input Voltage                              | -            | -0.3   | V     | 1, 8      |
| Duty Cycle               | Duty Cycle                                                  | 40           | 60     | %     | 2         |

| Symbol             | Parameter                                                          | 100MHz Input |     | Units | Note  |
|--------------------|--------------------------------------------------------------------|--------------|-----|-------|-------|
|                    |                                                                    | Min          | Max |       |       |
| Rise-Fall Matching | Rising Edge Rate (REFCLK+) to Falling Edge Rate (REFCLK-) Matching | -            | 20  | %     | 1, 14 |
| Z <sub>C-DC</sub>  | Clock Source DC Impedance                                          | 40           | 60  | Ω     | 1, 11 |

Note 1: Measurement taken from single-ended waveform.

Note 2: Measurement taken from differential waveform.

Note 3: Measured from -150mV to +150mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing. See Figure 19, page 66.

Note 4: Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-. See Figure 16, page 65.

Note 5: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 16, page 65.

Note 6: Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter, relative ppm tolerance, and spread spectrum modulation. See Figure 18, page 65.

Note 7: Defined as the maximum instantaneous voltage including overshoot. See Figure 16, page 65.

Note 8: Defined as the minimum instantaneous voltage including undershoot. See Figure 16, page 65.

Note 9: Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in VCROSS for any particular system. See Figure 16, page 65.

Note 10: Refer to Section 4.3.2.1 of the PCI Express Base Specification, Revision 1.1 for information regarding ppm considerations.


Note 11: System board compliance measurements must use the test load card described in Figure 22, page 67. REFCLK+ and REFCLK- are to be measured at the load capacitors CL. Single ended probes must be used for measurements requiring single ended measurements. Either single ended probes with math or differential probe can be used for differential measurements. Test load CL=2pF.

Note 12:  $T_{STABLE}$  is the time the differential clock must maintain a minimum  $\pm 150mV$  differential voltage after rising/falling edges before it is allowed to droop back into the  $V_{RB} \pm 100mV$  differential range. See Figure 21, page 67.


Note 13: PPM refers to parts per million and is a DC absolute period accuracy specification. 1ppm is  $1/1,000,000^{th}$  of 100.000000MHz exactly, or 100Hz. For 300ppm then we have an error budget of  $100Hz/ppm * 300ppm = 30kHz$ . The period is to be measured with a frequency counter with measurement window set to 100ms or greater. The  $\pm 300ppm$  applies to systems that do not employ Spread Spectrum or that use common clock source. For systems employing Spread Spectrum there is an additional 2500ppm nominal shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of +2800ppm.

Note 14: Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a  $\pm 75mV$  window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 17, page 65.


Note 15: Refer to PCI Express Card Electromechanical Specification, rev.1.1, for correct measurement environment setting of each parameter.




**Figure 16. Single-Ended Measurement Points for Absolute Cross Point and Swing**




**Figure 17. Single-Ended Measurement Points for Delta Cross Point**




**Figure 18. Single-Ended Measurement Points for Rise and Fall Time Matching**




**Figure 19. Differential Measurement Points for Duty Cycle and Period**



**Figure 20. Differential Measurement Points for Rise and Fall Time**



**Figure 21. Differential Measurement Points for Ringback**



**Figure 22. Reference Clock System Measurement Point and Loading**

## 15. Thermal Characteristics

Heat generated by the chip causes a temperature rise of the package. If the temperature of the chip ( $T_j$ , junction temperature) is beyond the design limits, there will be negative effects on operation and the life of the IC package. Heat dissipation, either through a heat sink or electrical fan, is necessary to provide a reasonable environment ( $T_a$ , ambient temperature) in a closed case. As power density increases, thermal management becomes more critical. A method to estimate the possible  $T_a$  is outlined below.

Thermal parameters are defined as below according to JEDEC standard JESD 51-2, 51-6:

(1)  $\theta_{ja}$  (Thermal resistance from junction to ambient), represents resistance to heat flow from the chip to ambient air. This is an index of heat dissipation capability. A lower  $\theta_{ja}$  means better thermal performance.

$$\theta_{ja} = (T_j - T_a) / P$$

Where  $T_j$  is the die junction temperature,  $T_a$  is the ambient air temperature,

$P$  is the power dissipation by device (Watts)

(2)  $\theta_{jc}$  (Thermal Resistance Junction-to-Case,  $^{\circ}\text{C}/\text{W}$ ), measures the heat flow resistance between the die surface and the surface of the package (case). This data is relevant for packages used with external heatsinks.

$$\theta_{jc} = (T_j - T_c) / P$$

Where  $T_j$  is the die junction temperature,  $T_c$  is the package case temperature.

$P$  is the power dissipation by device (Watts)

(3)  $\Psi_{jt}$  (Thermal Characterization Parameter: Junction to package top), represents the correlation between the temperature of the chip and the package top.

$$\Psi_{jt} = (T_j - T_t) / P$$

Where  $T_j$  is the die junction temperature,  $T_t$  is the top of package temperature.

$P$  is the power dissipation by the device (Watts)

## Thermal Terminology

The major thermal dissipation paths can be illustrated as following:

T<sub>j</sub>: The maximum junction temperature

T<sub>a</sub>: The ambient or environment temperature


T<sub>c</sub>: The maximum compound surface temperature

T<sub>b</sub>: The maximum surface temperature of PCB bottom

P: Total input power

PQFP Junction to ambient thermal resistance,  $\theta_{ja}$ , defined as:

$$\theta_{ja} = \frac{T_J - T_A}{P}$$



**Thermal Dissipation of PQFP Package**

## 15.1. Thermal Operating Range

**Table 93. Thermal Operating Range**

| Parameter                      | SYM            | Condition                           | Min | Typ. | Max | Units |
|--------------------------------|----------------|-------------------------------------|-----|------|-----|-------|
| Junction Operating Temperature | T <sub>j</sub> | -                                   | 0   | -    | 125 | °C    |
| Ambient Operating Temperature  | T <sub>a</sub> | 4-layer FR4 PCB (without heat sink) | 0   | 25   | 65  | °C    |

*Note: PCB conditions (JEDEC JESD51-7). Dimensions: 120mm x 90mm. Thickness: 1.6mm.*


## 15.2. Thermal Parameters

**Table 94. Thermal Parameters**

| Parameter                                         | SYM           | Condition       | Air Flow<br>0 m/s | Units |
|---------------------------------------------------|---------------|-----------------|-------------------|-------|
| Thermal Resistance: Junction to Ambient           | $\theta_{ja}$ | 4-layer FR4 PCB | 42.1              | °C/W  |
| Thermal Resistance: Junction to Ambient           | $\theta_{ja}$ | 2-layer FR4 PCB | 44.8              | °C/W  |
| Thermal Characterization: Junction to Package Top | $\Psi_{jt}$   | 4-layer FR4 PCB | 0.23              | °C/W  |
| Thermal Characterization: Junction to Package Top | $\Psi_{jt}$   | 2-layer FR4 PCB | 0.25              | °C/W  |
| Thermal Resistance: Junction to Case              | $\theta_{jc}$ | 4-layer FR4 PCB | 9.15              | °C/W  |
| Thermal Resistance: Junction to Case              | $\theta_{jc}$ | 2-layer FR4 PCB | 9.19              | °C/W  |

## 16. Mechanical Dimensions

Low Profile Plastic Quad Flat Package 128 Lead 14x14mm Outline



| Symbol                         | Dimension in mm |      |      | Dimension in inch |       |       |
|--------------------------------|-----------------|------|------|-------------------|-------|-------|
|                                | Min             | Nom  | Max  | Min               | Nom   | Max   |
| A                              | —               | —    | 1.60 | —                 | —     | 0.063 |
| A <sub>1</sub>                 | 0.05            | —    | 0.15 | 0.002             | —     | 0.006 |
| A <sub>2</sub>                 | 1.35            | 1.40 | 1.45 | 0.053             | 0.055 | 0.057 |
| b                              | 0.13            | 0.18 | 0.23 | 0.005             | 0.007 | 0.090 |
| D/E                            | 16.00BSC        |      |      | 0.630BSC          |       |       |
| D <sub>1</sub> /E <sub>1</sub> | 14.00BSC        |      |      | 0.551BSC          |       |       |
| e                              | 0.40BSC         |      |      | 0.016BSC          |       |       |
| L                              | 0.45            | 0.60 | 0.75 | 0.018             | 0.024 | 0.030 |
| L1                             | 1.00REF         |      |      | 0.039REF          |       |       |

Note 1: CONTROLLING DIMENSION: MILLIMETER(mm).

Note 2: REFERENCE DOCUMENT: JEDEC MS-026.

## 17. Ordering Information

**Table 95. Ordering Information**

| Part Number | Package                                                   | Status          |
|-------------|-----------------------------------------------------------|-----------------|
| RTL8196E-CG | Low Profile Plastic Quad Flat Package 128 'Green' Package | Mass Production |

*Note: See page 5 for package identification information.*

---

**Realtek Semiconductor Corp.****Headquarters**

No. 2, Innovation Road II

Hsinchu Science Park, Hsinchu, 300, Taiwan, R.O.C.

Tel: +886-3-5780211 Fax: +886-3-5776047

[www.realtek.com](http://www.realtek.com)