

































































































































































































































































































































































































































































































































































































































































































































































































# PIC18F4321 FAMILY

|                                            |     |
|--------------------------------------------|-----|
| Data Memory .....                          | 59  |
| Access Bank .....                          | 61  |
| and the Extended Instruction Set .....     | 69  |
| Bank Select Register (BSR) .....           | 59  |
| General Purpose Registers .....            | 61  |
| Map for PIC18F4321 Family .....            | 60  |
| Special Function Registers .....           | 62  |
| DAW .....                                  | 292 |
| DC and AC Characteristics .....            |     |
| Graphs and Tables .....                    | 365 |
| DC Characteristics .....                   | 340 |
| Power-Down and Supply Current .....        | 331 |
| Supply Voltage .....                       | 330 |
| DCFSNZ .....                               | 293 |
| DECF .....                                 | 292 |
| DECFSZ .....                               | 293 |
| Dedicated ICD/ICSP Port .....              | 271 |
| Development Support .....                  | 323 |
| Device Differences .....                   | 377 |
| Device Overview .....                      | 7   |
| Details on Individual Family Members ..... | 8   |
| Features (table) .....                     | 9   |
| New Core Features .....                    | 7   |
| Other Special Features .....               | 8   |
| Device Reset Timers .....                  | 45  |
| Oscillator Start-up Timer (OST) .....      | 45  |
| PLL Lock Time-out .....                    | 45  |
| Power-up Timer (PWRT) .....                | 45  |
| Time-out Sequence .....                    | 45  |
| Direct Addressing .....                    | 68  |

## E

|                                                   |     |
|---------------------------------------------------|-----|
| Effect on Standard PIC Instructions .....         | 320 |
| Effects of Power-Managed Modes on .....           |     |
| Various Clock Sources .....                       | 32  |
| Electrical Characteristics .....                  | 327 |
| Enhanced Capture/Compare/PWM (ECCP) .....         | 147 |
| Associated Registers .....                        | 160 |
| Capture and Compare Modes .....                   | 148 |
| Capture Mode. See Capture (ECCP Module).          |     |
| Outputs and Configuration .....                   | 148 |
| Pin Configurations for ECCP1 .....                | 148 |
| PWM Mode. See PWM (ECCP Module).                  |     |
| Standard PWM Mode .....                           | 148 |
| Timer Resources .....                             | 148 |
| Enhanced PWM Mode. See PWM (ECCP Module).         |     |
| Enhanced Universal Synchronous Asynchronous ..... |     |
| Receiver Transmitter (EUSART). See EUSART.        |     |
| Equations .....                                   |     |
| A/D Acquisition Time .....                        | 232 |
| A/D Minimum Charging Time .....                   | 232 |
| Errata .....                                      | 6   |
| EUSART .....                                      |     |
| Asynchronous Mode .....                           | 215 |
| 12-Bit Break Transmit and Receive .....           | 221 |
| Associated Registers, Receive .....               | 219 |
| Associated Registers, Transmit .....              | 217 |
| Auto-Wake-up on Sync Break .....                  | 220 |
| Receiver .....                                    | 218 |
| Setting up 9-Bit Mode with .....                  |     |
| Address Detect .....                              | 218 |
| Transmitter .....                                 | 215 |
| Baud Rate Generator .....                         |     |
| Operation in Power-Managed Mode .....             | 209 |

|                                        |     |
|----------------------------------------|-----|
| Baud Rate Generator (BRG) .....        | 209 |
| Associated Registers .....             | 210 |
| Auto-Baud Rate Detect .....            | 213 |
| Baud Rate Error, Calculating .....     | 210 |
| Baud Rates, Asynchronous Modes .....   | 211 |
| High Baud Rate Select (BRGH Bit) ..... | 209 |
| Sampling .....                         | 209 |
| Synchronous Master Mode .....          | 222 |
| Associated Registers, Receive .....    | 224 |
| Associated Registers, Transmit .....   | 223 |
| Reception .....                        | 224 |
| Transmission .....                     | 222 |
| Synchronous Slave Mode .....           | 225 |
| Associated Registers, Receive .....    | 226 |
| Associated Registers, Transmit .....   | 225 |
| Reception .....                        | 226 |
| Transmission .....                     | 225 |
| Extended Instruction Set .....         |     |
| ADDFSR .....                           | 316 |
| ADDULNK .....                          | 316 |
| and Using MPLAB IDE Tools .....        | 322 |
| CALLW .....                            | 317 |
| Considerations for Use .....           | 320 |
| MOVSF .....                            | 317 |
| MOVSS .....                            | 318 |
| PUSHL .....                            | 318 |
| SUBFSR .....                           | 319 |
| SUBULNK .....                          | 319 |
| Syntax .....                           | 315 |
| External Clock Input .....             | 24  |

## F

|                                               |          |
|-----------------------------------------------|----------|
| Fail-Safe Clock Monitor .....                 | 253, 266 |
| Exiting Operation .....                       | 266      |
| Interrupts in Power-Managed Modes .....       | 267      |
| POR or Wake from Sleep .....                  | 267      |
| WDT During Oscillator Failure .....           | 266      |
| Fast Register Stack .....                     | 56       |
| Firmware Instructions .....                   | 273      |
| Flash Program Memory .....                    | 73       |
| Associated Registers .....                    | 81       |
| Control Registers .....                       | 74       |
| EECON1 and EECON2 .....                       | 74       |
| TABLAT (Table Latch) Register .....           | 76       |
| TBLPTR (Table Pointer) Register .....         | 76       |
| Erase Sequence .....                          | 78       |
| Erasing .....                                 | 78       |
| Operation During Code-Protect .....           | 81       |
| Reading .....                                 | 77       |
| Table Pointer .....                           |          |
| Boundaries .....                              | 76       |
| Boundaries Based on Operation .....           | 76       |
| Operations with TBLRD and TBLWT (table) ..... | 76       |
| Table Reads and Table Writes .....            | 73       |
| Write Sequence .....                          | 79       |
| Writing .....                                 | 79       |
| Protection Against Spurious Writes .....      | 81       |
| Unexpected Termination .....                  | 81       |
| Write Verify .....                            | 81       |
| FSCM. See Fail-Safe Clock Monitor.            |          |

## G

|            |     |
|------------|-----|
| GOTO ..... | 294 |
|------------|-----|

# PIC18F4321 FAMILY

## H

|                                    |     |
|------------------------------------|-----|
| Hardware Multiplier .....          | 89  |
| Introduction .....                 | 89  |
| Operation .....                    | 89  |
| Performance Comparison .....       | 89  |
| High/Low-Voltage Detect .....      | 247 |
| Applications .....                 | 250 |
| Associated Registers .....         | 251 |
| Characteristics .....              | 344 |
| Current Consumption .....          | 249 |
| Effects of a Reset .....           | 251 |
| Operation .....                    | 248 |
| During Sleep .....                 | 251 |
| Setup .....                        | 249 |
| Start-up Time .....                | 249 |
| Typical Application .....          | 250 |
| HLVD. See High/Low-Voltage Detect. |     |

## I

|                                                                    |          |
|--------------------------------------------------------------------|----------|
| I/O Ports .....                                                    | 105      |
| I <sup>2</sup> C Mode (MSSP) .....                                 |          |
| Acknowledge Sequence Timing .....                                  | 198      |
| Associated Registers .....                                         | 204      |
| Baud Rate Generator .....                                          | 191      |
| Bus Collision .....                                                |          |
| During a Repeated Start Condition .....                            | 202      |
| During a Start Condition .....                                     | 200      |
| During a Stop Condition .....                                      | 203      |
| Clock Arbitration .....                                            | 192      |
| Clock Stretching .....                                             | 184      |
| 10-Bit Slave Receive Mode (SEN = 1) .....                          | 184      |
| 10-Bit Slave Transmit Mode .....                                   | 184      |
| 7-Bit Slave Receive Mode (SEN = 1) .....                           | 184      |
| 7-Bit Slave Transmit Mode .....                                    | 184      |
| Clock Synchronization and the CKP Bit .....                        | 185      |
| Effects of a Reset .....                                           | 199      |
| General Call Address Support .....                                 | 188      |
| I <sup>2</sup> C Clock Rate w/BRG .....                            | 191      |
| Master Mode .....                                                  | 189      |
| Operation .....                                                    | 190      |
| Reception .....                                                    | 195      |
| Repeated Start Condition Timing .....                              | 194      |
| Start Condition Timing .....                                       | 193      |
| Transmission .....                                                 | 195      |
| Multi-Master Communication, Bus Collision<br>and Arbitration ..... | 199      |
| Multi-Master Mode .....                                            | 199      |
| Operation .....                                                    | 175      |
| Read/Write Bit .....                                               |          |
| Information (R/W Bit) .....                                        | 175      |
| Read/Write Bit Information (R/W Bit) .....                         | 177      |
| Registers .....                                                    | 170      |
| Serial Clock (RC3/SCK/SCL) .....                                   | 177      |
| Slave Mode .....                                                   | 175      |
| Address Masking .....                                              | 176      |
| Addressing .....                                                   | 175      |
| Reception .....                                                    | 177      |
| Transmission .....                                                 | 177      |
| Sleep Operation .....                                              | 199      |
| Stop Condition Timing .....                                        | 198      |
| ID Locations .....                                                 | 253, 271 |
| INCF .....                                                         | 294      |
| INCFSZ .....                                                       | 295      |
| In-Circuit Debugger .....                                          | 271      |
| In-Circuit Serial Programming (ICSP) .....                         | 253, 271 |

|                                                                            |       |
|----------------------------------------------------------------------------|-------|
| Indexed Literal Offset Addressing<br>and Standard PIC18 Instructions ..... | 320   |
| Indexed Literal Offset Mode .....                                          | 320   |
| Indirect Addressing .....                                                  | 68    |
| INFSNZ .....                                                               | 295   |
| Initialization Conditions for all Registers .....                          | 49–52 |
| Instruction Cycle .....                                                    | 57    |
| Clocking Scheme .....                                                      | 57    |
| Instruction Flow/Pipelining .....                                          | 57    |
| Instruction Set .....                                                      | 273   |
| ADDLW .....                                                                | 279   |
| ADDWF .....                                                                | 279   |
| ADDWF (Indexed Literal Offset Mode) .....                                  | 321   |
| ADDWFC .....                                                               | 280   |
| ANDLW .....                                                                | 280   |
| ANDWF .....                                                                | 281   |
| BC .....                                                                   | 281   |
| BCF .....                                                                  | 282   |
| BN .....                                                                   | 282   |
| BNC .....                                                                  | 283   |
| BNN .....                                                                  | 283   |
| BNOV .....                                                                 | 284   |
| BNZ .....                                                                  | 284   |
| BOV .....                                                                  | 287   |
| BRA .....                                                                  | 285   |
| BSF .....                                                                  | 285   |
| BSF (Indexed Literal Offset Mode) .....                                    | 321   |
| BTFSC .....                                                                | 286   |
| BTFSS .....                                                                | 286   |
| BTG .....                                                                  | 287   |
| BZ .....                                                                   | 288   |
| CALL .....                                                                 | 288   |
| CLRF .....                                                                 | 289   |
| CLRWDT .....                                                               | 289   |
| COMF .....                                                                 | 290   |
| CPFSEQ .....                                                               | 290   |
| CPFSGT .....                                                               | 291   |
| CPFSLT .....                                                               | 291   |
| DAW .....                                                                  | 292   |
| DCFSNZ .....                                                               | 293   |
| DECF .....                                                                 | 292   |
| DECFSZ .....                                                               | 293   |
| Extended Instruction Set .....                                             | 315   |
| General Format .....                                                       | 275   |
| GOTO .....                                                                 | 294   |
| INCF .....                                                                 | 294   |
| INCFSZ .....                                                               | 295   |
| INFSNZ .....                                                               | 295   |
| IORLW .....                                                                | 296   |
| IORWF .....                                                                | 296   |
| LFSR .....                                                                 | 297   |
| MOVF .....                                                                 | 297   |
| MOVFF .....                                                                | 298   |
| MOVLB .....                                                                | 298   |
| MOVLW .....                                                                | 299   |
| MOVWF .....                                                                | 299   |
| MULLW .....                                                                | 300   |
| MULWF .....                                                                | 300   |
| NEGF .....                                                                 | 301   |
| NOP .....                                                                  | 301   |
| Opcode Field Descriptions .....                                            | 274   |
| POP .....                                                                  | 302   |
| PUSH .....                                                                 | 302   |
| RCALL .....                                                                | 303   |
| RESET .....                                                                | 303   |

# PIC18F4321 FAMILY

|                                                                      |          |                                                                        |          |
|----------------------------------------------------------------------|----------|------------------------------------------------------------------------|----------|
| RETFIE .....                                                         | 304      | Memory Programming Requirements .....                                  | 342      |
| RETLW .....                                                          | 304      | Microchip Internet Web Site .....                                      | 391      |
| RETURN .....                                                         | 305      | Migration from Baseline to Enhanced Devices .....                      | 378      |
| RLCF .....                                                           | 305      | Migration from High-End to Enhanced Devices .....                      | 379      |
| RLNCF .....                                                          | 306      | Migration from Mid-Range to Enhanced Devices .....                     | 379      |
| RRCF .....                                                           | 306      | MOVF .....                                                             | 297      |
| RRNCF .....                                                          | 307      | MOVFF .....                                                            | 298      |
| SETF .....                                                           | 307      | MOVLB .....                                                            | 298      |
| SETF (Indexed Literal Offset Mode) .....                             | 321      | MOVLW .....                                                            | 299      |
| SLEEP .....                                                          | 308      | MOVSF .....                                                            | 317      |
| Standard Instructions .....                                          | 273      | MOVSS .....                                                            | 318      |
| SUBFWB .....                                                         | 308      | MOVWF .....                                                            | 299      |
| SUBLW .....                                                          | 309      | MPLAB ASM30 Assembler, Linker, Librarian .....                         | 324      |
| SUBWF .....                                                          | 309      | MPLAB ICD 2 In-Circuit Debugger .....                                  | 325      |
| SUBWFB .....                                                         | 310      | MPLAB ICE 2000 High-Performance Universal<br>In-Circuit Emulator ..... | 325      |
| SWAPF .....                                                          | 310      | MPLAB ICE 4000 High-Performance Universal<br>In-Circuit Emulator ..... | 325      |
| TBLRD .....                                                          | 311      | MPLAB Integrated Development<br>Environment Software .....             | 323      |
| TBLWT .....                                                          | 312      | MPLAB PM3 Device Programmer .....                                      | 325      |
| TSTFSZ .....                                                         | 313      | MPLINK Object Linker/MPLIB Object Librarian .....                      | 324      |
| XORLW .....                                                          | 313      | MSSP .....                                                             |          |
| XORWF .....                                                          | 314      | ACK Pulse .....                                                        | 175, 177 |
| INTCON Registers .....                                               | 93–95    | Control Registers (general) .....                                      | 161      |
| Inter-Integrated Circuit. See I <sup>2</sup> C.                      |          | I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode.                      |          |
| Internal Oscillator Block .....                                      | 26       | Module Overview .....                                                  | 161      |
| Adjustment .....                                                     | 26       | SPI Master/Slave Connection .....                                      | 165      |
| INTIO Modes .....                                                    | 26       | SPI Mode. See SPI Mode.                                                |          |
| INTOSC Frequency Drift .....                                         | 27       | SSPBUF Register .....                                                  | 166      |
| INTOSC Output Frequency .....                                        | 26       | SSPSR Register .....                                                   | 166      |
| OSCTUNE Register .....                                               | 26       | MULLW .....                                                            | 300      |
| PLL in INTOSC Modes .....                                            | 27       | MULWF .....                                                            | 300      |
| Internal RC Oscillator                                               |          | <b>N</b>                                                               |          |
| Use with WDT .....                                                   | 263      | NEGF .....                                                             | 301      |
| Internet Address .....                                               | 391      | NOP .....                                                              | 301      |
| Interrupt Sources .....                                              | 253      | <b>O</b>                                                               |          |
| A/D Conversion Complete .....                                        | 231      | Oscillator Configuration .....                                         | 23       |
| Capture Complete (CCP) .....                                         | 141      | EC .....                                                               | 23       |
| Compare Complete (CCP) .....                                         | 142      | ECIO .....                                                             | 23       |
| Interrupt-on-Change (RB7:RB4) .....                                  | 108      | HS .....                                                               | 23       |
| INTn Pin .....                                                       | 103      | HSPLL .....                                                            | 23       |
| PORTB, Interrupt-on-Change .....                                     | 103      | Internal Oscillator Block .....                                        | 26       |
| TMR0 .....                                                           | 103      | INTIO1 .....                                                           | 23       |
| TMR0 Overflow .....                                                  | 125      | INTIO2 .....                                                           | 23       |
| TMR1 Overflow .....                                                  | 127      | LP .....                                                               | 23       |
| TMR2-to-PR2 Match (PWM) .....                                        | 144, 149 | RC .....                                                               | 23       |
| TMR3 Overflow .....                                                  | 135, 137 | RCIO .....                                                             | 23       |
| Interrupts .....                                                     | 91       | XT .....                                                               | 23       |
| Interrupts, Flag Bits                                                |          | Oscillator Selection .....                                             | 253      |
| Interrupt-on-Change (RB7:RB4)                                        |          | Oscillator Start-up Timer (OST) .....                                  | 32, 45   |
| Flag (RBIF Bit) .....                                                | 108      | Oscillator Switching .....                                             | 29       |
| INTOSC, INTRC. See Internal Oscillator Block.                        |          | Oscillator Transitions .....                                           | 30       |
| IORLW .....                                                          | 296      | Oscillator, Timer1 .....                                               | 127, 137 |
| IORWF .....                                                          | 296      | Oscillator, Timer3 .....                                               | 135      |
| IPR Registers .....                                                  | 100      | <b>P</b>                                                               |          |
| <b>L</b>                                                             |          | Packaging Information .....                                            | 367      |
| LFSR .....                                                           | 297      | Details .....                                                          | 369      |
| Low-Voltage ICSP Programming. See Single-Supply<br>ICSP Programming. |          | Marking .....                                                          | 367      |
| <b>M</b>                                                             |          |                                                                        |          |
| Master Clear (MCLR) .....                                            | 43       |                                                                        |          |
| Master Synchronous Serial Port (MSSP). See MSSP.                     |          |                                                                        |          |
| Memory Organization .....                                            | 53       |                                                                        |          |
| Data Memory .....                                                    | 59       |                                                                        |          |
| Program Memory .....                                                 | 53       |                                                                        |          |

# PIC18F4321 FAMILY

|                                            |          |                                               |     |
|--------------------------------------------|----------|-----------------------------------------------|-----|
| Parallel Slave Port (PSP) .....            | 114, 120 | PORTA                                         |     |
| Associated Registers .....                 | 121      | Associated Registers .....                    | 107 |
| CS (Chip Select) .....                     | 120      | LATA Register .....                           | 105 |
| PORTD .....                                | 120      | PORTA Register .....                          | 105 |
| RD (Read Input) .....                      | 120      | TRISA Register .....                          | 105 |
| Select (PSPMODE Bit) .....                 | 114, 120 | PORTB                                         |     |
| WR (Write Input) .....                     | 120      | Associated Registers .....                    | 110 |
| PICSTART Plus Development Programmer ..... | 326      | LATB Register .....                           | 108 |
| PIE Registers .....                        | 98       | PORTB Register .....                          | 108 |
| Pin Functions                              |          | RB7:RB4 Interrupt-on-Change Flag              |     |
| MCLR/VPP/RE3 .....                         | 12, 16   | (RBIF Bit) .....                              | 108 |
| NC/ICCK/ICPGC .....                        | 21       | TRISB Register .....                          | 108 |
| NC/ICDT/ICPGD .....                        | 21       | PORTC                                         |     |
| NC/ICPORTS .....                           | 21       | Associated Registers .....                    | 113 |
| NC/ICRST/ICVPP .....                       | 21       | LATC Register .....                           | 111 |
| OSC1/CLKI/RA7 .....                        | 12, 16   | PORTC Register .....                          | 111 |
| OSC2/CLKO/RA6 .....                        | 12, 16   | RC3/SCK/SCL Pin .....                         | 177 |
| RA0/AN0 .....                              | 13, 17   | TRISC Register .....                          | 111 |
| RA1/AN1 .....                              | 13, 17   | PORTD                                         |     |
| RA2/AN2/VREF-/CVREF .....                  | 13, 17   | Associated Registers .....                    | 116 |
| RA3/AN3/VREF+ .....                        | 13, 17   | LATD Register .....                           | 114 |
| RA4/T0CKI/C1OUT .....                      | 13, 17   | Parallel Slave Port (PSP) Function .....      | 114 |
| RA5/AN4/SS/HLVDIN/C2OUT .....              | 13, 17   | PORTD Register .....                          | 114 |
| RB0/INT0/FLT0/AN12 .....                   | 14, 18   | TRISD Register .....                          | 114 |
| RB1/INT1/AN10 .....                        | 14, 18   | PORTE                                         |     |
| RB2/INT2/AN8 .....                         | 14, 18   | Associated Registers .....                    | 119 |
| RB3/AN9/CCP2 .....                         | 14, 18   | LATE Register .....                           | 117 |
| RB4/KBI0/AN11 .....                        | 14, 18   | PORTE Register .....                          | 117 |
| RB5/KBI1/PGM .....                         | 14, 18   | PSP Mode Select (PSPMODE Bit) .....           | 114 |
| RB6/KBI2/PGC .....                         | 14, 18   | TRISE Register .....                          | 117 |
| RB7/KBI3/PGD .....                         | 14, 18   | Power-Managed Modes .....                     | 33  |
| RC0/T1OSO/T13CKI .....                     | 15, 19   | and A/D Operation .....                       | 234 |
| RC1/T1OSI/CCP2 .....                       | 15, 19   | and EUSART Operation .....                    | 209 |
| RC2/CCP1 .....                             | 15       | and PWM Operation .....                       | 159 |
| RC2/CCP1/P1A .....                         | 19       | and SPI Operation .....                       | 169 |
| RC3/SCK/SCL .....                          | 15, 19   | Clock Sources .....                           | 33  |
| RC4/SDI/SDA .....                          | 15, 19   | Clock Transitions and Status Indicators ..... | 34  |
| RC5/SDO .....                              | 15, 19   | Effects on Clock Sources .....                | 32  |
| RC6/TX/CK .....                            | 15, 19   | Entering .....                                | 33  |
| RC7/RX/DT .....                            | 15, 19   | Exiting Idle and Sleep Modes .....            | 39  |
| RD0/PSP0 .....                             | 20       | By Interrupt .....                            | 39  |
| RD1/PSP1 .....                             | 20       | By Reset .....                                | 39  |
| RD2/PSP2 .....                             | 20       | By WDT Time-out .....                         | 39  |
| RD3/PSP3 .....                             | 20       | Without an Oscillator Start-up Delay .....    | 40  |
| RD4/PSP4 .....                             | 20       | Idle Modes .....                              | 37  |
| RD5/PSP5/P1B .....                         | 20       | PRI_IDLE .....                                | 38  |
| RD6/PSP6/P1C .....                         | 20       | RC_IDLE .....                                 | 39  |
| RD7/PSP7/P1D .....                         | 20       | SEC_IDLE .....                                | 38  |
| RE0/RD/AN5 .....                           | 21       | Multiple Sleep Commands .....                 | 34  |
| RE1/WR/AN6 .....                           | 21       | Run Modes .....                               | 34  |
| RE2/CS/AN7 .....                           | 21       | PRI_RUN .....                                 | 34  |
| VDD .....                                  | 15, 21   | RC_RUN .....                                  | 35  |
| Vss .....                                  | 15, 21   | SEC_RUN .....                                 | 34  |
| Pinout I/O Descriptions                    |          | Sleep Mode .....                              | 37  |
| PIC18F2221/2321 .....                      | 12       | Summary (table) .....                         | 33  |
| PIC18F4221/4321 .....                      | 16       | Power-on Reset (POR) .....                    | 43  |
| PIR Registers .....                        | 96       | Power-up Timer (PWRT) .....                   | 45  |
| PLL Frequency Multiplier .....             | 25       | Time-out Sequence .....                       | 45  |
| HSPLL Oscillator Mode .....                | 25       | Power-up Delays .....                         | 32  |
| Use with INTOSC .....                      | 25       | Power-up Timer (PWRT) .....                   | 32  |
| POP .....                                  | 302      | Prescaler                                     |     |
| POR. See Power-on Reset.                   |          | Timer2 .....                                  | 150 |

# PIC18F4321 FAMILY

|                                              |          |
|----------------------------------------------|----------|
| Prescaler, Timer0 .....                      | 125      |
| Prescaler, Timer2 .....                      | 145      |
| PRI_IDLE Mode .....                          | 38       |
| PRI_RUN Mode .....                           | 34       |
| Program Counter .....                        | 54       |
| PCL, PCH and PCU Registers .....             | 54       |
| PCLATH and PCLATU Registers .....            | 54       |
| Program Memory                               |          |
| and Extended Instruction Set .....           | 71       |
| Instructions .....                           | 58       |
| Two-Word .....                               | 58       |
| Interrupt Vector .....                       | 53       |
| Look-up Tables .....                         | 56       |
| Map and Stack (diagram) .....                | 53       |
| Reset Vector .....                           | 53       |
| Program Verification .....                   | 268      |
| Programming, Device Instructions .....       | 273      |
| PSP. See Parallel Slave Port.                |          |
| Pulse-Width Modulation. See PWM (CCP Module) |          |
| and PWM (ECCP Module).                       |          |
| PUSH .....                                   | 302      |
| PUSH and POP Instructions .....              | 55       |
| PUSHL .....                                  | 318      |
| PWM (CCP Module)                             |          |
| Associated Registers .....                   | 146      |
| Auto-Shutdown (CCP1 Only) .....              | 145      |
| Duty Cycle .....                             | 144      |
| Example Frequencies/Resolutions .....        | 145      |
| Operation Setup .....                        | 145      |
| Period .....                                 | 144      |
| TMR2-to-PR2 Match .....                      | 144, 149 |
| PWM (ECCP Module) .....                      | 149      |
| CCPR1H:CCPR1L Registers .....                | 149      |
| Duty Cycle .....                             | 150      |
| Effects of a Reset .....                     | 159      |
| Enhanced PWM Auto-Shutdown .....             | 156      |
| Example Frequencies/Resolutions .....        | 150      |
| Full-Bridge Application Example .....        | 154      |
| Full-Bridge Mode .....                       | 153      |
| Direction Change .....                       | 154      |
| Half-Bridge Mode .....                       | 152      |
| Half-Bridge Output Mode Applications         |          |
| Example .....                                | 152      |
| Operation in Power-Managed Modes .....       | 159      |
| Operation with Fail-Safe Clock Monitor ..... | 159      |
| Output Configurations .....                  | 150      |
| Output Relationships (Active-High) .....     | 151      |
| Output Relationships (Active-Low) .....      | 151      |
| Period .....                                 | 149      |
| Programmable Dead-Band Delay .....           | 156      |
| Setup for PWM Operation .....                | 159      |
| Start-up Considerations .....                | 158      |

## Q

|               |          |
|---------------|----------|
| Q Clock ..... | 145, 150 |
|---------------|----------|

## R

|                                        |     |
|----------------------------------------|-----|
| RAM. See Data Memory.                  |     |
| RBIF Bit .....                         | 108 |
| RC Oscillator .....                    | 25  |
| RCIO Oscillator Mode .....             | 25  |
| RC_IDLE Mode .....                     | 39  |
| RC_RUN Mode .....                      | 35  |
| RCALL .....                            | 303 |
| RCON Register                          |     |
| Bit Status During Initialization ..... | 48  |

|                                                       |         |
|-------------------------------------------------------|---------|
| Reader Response .....                                 | 392     |
| Register File .....                                   | 61      |
| Register File Summary .....                           | 63–65   |
| Registers                                             |         |
| ADCON0 (A/D Control 0) .....                          | 227     |
| ADCON1 (A/D Control 1) .....                          | 228     |
| ADCON2 (A/D Control 2) .....                          | 229     |
| BAUDCON (Baud Rate Control) .....                     | 208     |
| CCP1CON (Enhanced Capture/Compare/PWM                 |         |
| Control 1) .....                                      | 147     |
| CCPxCON (CCPx Control) .....                          | 139     |
| CMCON (Comparator Control) .....                      | 237     |
| CONFIG1H (Configuration 1 High) .....                 | 254     |
| CONFIG2H (Configuration 2 High) .....                 | 256     |
| CONFIG2L (Configuration 2 Low) .....                  | 255     |
| CONFIG3H (Configuration 3 High) .....                 | 257     |
| CONFIG4L (Configuration 4 Low) .....                  | 258     |
| CONFIG5H (Configuration 5 High) .....                 | 259     |
| CONFIG5L (Configuration 5 Low) .....                  | 259     |
| CONFIG6H (Configuration 6 High) .....                 | 260     |
| CONFIG6L (Configuration 6 Low) .....                  | 260     |
| CONFIG7H (Configuration 7 High) .....                 | 261     |
| CONFIG7L (Configuration 7 Low) .....                  | 261     |
| CVRCON (Comparator Voltage                            |         |
| Reference Control) .....                              | 243     |
| DEVID1 (Device ID 1) .....                            | 262     |
| DEVID2 (Device ID 2) .....                            | 262     |
| ECCP1AS (ECCP Auto-Shutdown Control) .....            | 157     |
| ECCP1DEL (PWM Dead-Band Delay) .....                  | 156     |
| EECON1 (Data EEPROM Control 1) .....                  | 75, 84  |
| HLVDCON (High/Low-Voltage                             |         |
| Detect Control) .....                                 | 247     |
| INTCON (Interrupt Control) .....                      | 93      |
| INTCON2 (Interrupt Control 2) .....                   | 94      |
| INTCON3 (Interrupt Control 3) .....                   | 95      |
| IPR1 (Peripheral Interrupt Priority 1) .....          | 100     |
| IPR2 (Peripheral Interrupt Priority 2) .....          | 101     |
| OSCCON (Oscillator Control) .....                     | 31      |
| OSCTUNE (Oscillator Tuning) .....                     | 27      |
| PIE1 (Peripheral Interrupt Enable 1) .....            | 98      |
| PIE2 (Peripheral Interrupt Enable 2) .....            | 99      |
| PIR1 (Peripheral Interrupt                            |         |
| Request (Flag) 1) .....                               | 96      |
| PIR2 (Peripheral Interrupt                            |         |
| Request (Flag) 2) .....                               | 97      |
| RCON (Reset Control) .....                            | 42, 102 |
| RCSTA (Receive Status and Control) .....              | 207     |
| SSPADD(MSSP Address) .....                            | 174     |
| SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) ..... | 172     |
| SSPCON1 (MSSP Control 1, SPI Mode) .....              | 163     |
| SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) ..... | 173     |
| SSPSTAT (MSSP Status, I <sup>2</sup> C Mode) .....    | 171     |
| SSPSTAT (MSSP Status, SPI Mode) .....                 | 162     |
| STATUS .....                                          | 66      |
| STKPTR (Stack Pointer) .....                          | 55      |
| T0CON (Timer0 Control) .....                          | 123     |
| T1CON (Timer1 Control) .....                          | 127     |
| T2CON (Timer2 Control) .....                          | 133     |
| T3CON (Timer3 Control) .....                          | 135     |
| TRISE (PORTE/PSP Control) .....                       | 118     |
| TXSTA (Transmit Status and Control) .....             | 206     |
| WDTCON (Watchdog Timer Control) .....                 | 264     |
| RESET .....                                           | 303     |
| Reset State of Registers .....                        | 48      |

# PIC18F4321 FAMILY

|                                                          |          |
|----------------------------------------------------------|----------|
| Resets .....                                             | 41, 253  |
| Brown-out Reset (BOR) .....                              | 253      |
| Oscillator Start-up Timer (OST) .....                    | 253      |
| Power-on Reset (POR) .....                               | 253      |
| Power-up Timer (PWRT) .....                              | 253      |
| RETFIE .....                                             | 304      |
| RETLW .....                                              | 304      |
| RETURN .....                                             | 305      |
| Return Address Stack .....                               | 54       |
| Associated Registers .....                               | 54       |
| Return Stack Pointer (STKPTR) .....                      | 55       |
| Revision History .....                                   | 377      |
| RLCF .....                                               | 305      |
| RLNCF .....                                              | 306      |
| RRCF .....                                               | 306      |
| RRNCF .....                                              | 307      |
| <b>S</b>                                                 |          |
| SCK .....                                                | 161      |
| SDI .....                                                | 161      |
| SDO .....                                                | 161      |
| SEC_IDLE Mode .....                                      | 38       |
| SEC_RUN Mode .....                                       | 34       |
| Serial Clock, SCK .....                                  | 161      |
| Serial Data In (SDI) .....                               | 161      |
| Serial Data Out (SDO) .....                              | 161      |
| Serial Peripheral Interface. <i>See</i> SPI Mode.        |          |
| SETF .....                                               | 307      |
| Single-Supply ICSP Programming.                          |          |
| Slave Select (SS) .....                                  | 161      |
| SLEEP .....                                              | 308      |
| Sleep                                                    |          |
| OSC1 and OSC2 Pin States .....                           | 32       |
| Software Simulator (MPLAB SIM) .....                     | 324      |
| Special Event Trigger. <i>See</i> Compare (CCP Mode).    |          |
| Special Event Trigger. <i>See</i> Compare (ECCP Module). |          |
| Special Features of the CPU .....                        | 253      |
| Special Function Registers .....                         | 62       |
| Map .....                                                | 62       |
| Special ICPORT Features .....                            | 271      |
| SPI Mode (MSSP)                                          |          |
| Associated Registers .....                               | 169      |
| Bus Mode Compatibility .....                             | 169      |
| Effects of a Reset .....                                 | 169      |
| Enabling SPI I/O .....                                   | 165      |
| Master Mode .....                                        | 166      |
| Master/Slave Connection .....                            | 165      |
| Operation .....                                          | 164      |
| Operation in Power-Managed Modes .....                   | 169      |
| Serial Clock .....                                       | 161      |
| Serial Data In .....                                     | 161      |
| Serial Data Out .....                                    | 161      |
| Slave Mode .....                                         | 167      |
| Slave Select .....                                       | 161      |
| Slave Select Synchronization .....                       | 167      |
| SPI Clock .....                                          | 166      |
| Typical Connection .....                                 | 165      |
| SS .....                                                 | 161      |
| SSPOV .....                                              | 195      |
| SSPOV Status Flag .....                                  | 195      |
| SSPSTAT Register                                         |          |
| R/W Bit .....                                            | 175, 177 |
| Stack Full/Underflow Resets .....                        | 56       |
| SUBFSR .....                                             | 319      |
| SUBWFB .....                                             | 308      |
| SUBLW .....                                              | 309      |

|               |     |
|---------------|-----|
| SUBULNK ..... | 319 |
| SUBWF .....   | 309 |
| SUBWFB .....  | 310 |
| SWAPF .....   | 310 |

## T

|                                                  |          |
|--------------------------------------------------|----------|
| Table Reads/Table Writes .....                   | 56       |
| TBLRD .....                                      | 311      |
| TBLWT .....                                      | 312      |
| Time-out in Various Situations (table) .....     | 45       |
| Timer0 .....                                     | 123      |
| Associated Registers .....                       | 125      |
| Operation .....                                  | 124      |
| Overflow Interrupt .....                         | 125      |
| Prescaler .....                                  | 125      |
| Prescaler Assignment (PSA Bit) .....             | 125      |
| Prescaler Select (T0PS2:T0PS0 Bits) .....        | 125      |
| Prescaler. <i>See</i> Prescaler, Timer0.         |          |
| Reads and Writes in 16-Bit Mode .....            | 124      |
| Source Edge Select (T0SE Bit) .....              | 124      |
| Source Select (T0CS Bit) .....                   | 124      |
| Switching Prescaler Assignment .....             | 125      |
| Timer1 .....                                     | 127      |
| 16-Bit Read/Write Mode .....                     | 129      |
| Associated Registers .....                       | 131      |
| Interrupt .....                                  | 130      |
| Operation .....                                  | 128      |
| Oscillator .....                                 | 127, 129 |
| Layout Considerations .....                      | 130      |
| Low-Power Option .....                           | 129      |
| Overflow Interrupt .....                         | 127      |
| Resetting, Using the CCP                         |          |
| Special Event Trigger .....                      | 130      |
| Special Event Trigger (ECCP) .....               | 148      |
| TMR1H Register .....                             | 127      |
| TMR1L Register .....                             | 127      |
| Use as a Real-Time Clock .....                   | 130      |
| Timer2 .....                                     | 133      |
| Associated Registers .....                       | 134      |
| Interrupt .....                                  | 134      |
| Operation .....                                  | 133      |
| Output .....                                     | 134      |
| PR2 Register .....                               | 144, 149 |
| TMR2-to-PR2 Match Interrupt .....                | 144, 149 |
| Timer3 .....                                     | 135      |
| 16-Bit Read/Write Mode .....                     | 137      |
| Associated Registers .....                       | 137      |
| Operation .....                                  | 136      |
| Oscillator .....                                 | 135, 137 |
| Overflow Interrupt .....                         | 135, 137 |
| Special Event Trigger (CCP) .....                | 137      |
| TMR3H Register .....                             | 135      |
| TMR3L Register .....                             | 135      |
| Timing Diagrams                                  |          |
| A/D Conversion .....                             | 364      |
| Acknowledge Sequence .....                       | 198      |
| Asynchronous Reception .....                     | 219      |
| Asynchronous Transmission .....                  | 216      |
| Asynchronous Transmission                        |          |
| (Back to Back) .....                             | 216      |
| Automatic Baud Rate Calculation .....            | 214      |
| Auto-Wake-up Bit (WUE) During                    |          |
| Normal Operation .....                           | 220      |
| Auto-Wake-up Bit (WUE) During Sleep .....        | 220      |
| Baud Rate Generator with Clock Arbitration ..... | 192      |
| BRG Overflow Sequence .....                      | 214      |

# PIC18F4321 FAMILY

|                                                         |     |                                                     |     |
|---------------------------------------------------------|-----|-----------------------------------------------------|-----|
| BRG Reset Due to SDA Arbitration                        |     | PWM Auto-Shutdown (PRSEN = 1,                       |     |
| During Start Condition                                  | 201 | Auto-Restart Enabled)                               | 158 |
| Brown-out Reset (BOR)                                   | 350 | PWM Direction Change                                | 155 |
| Bus Collision During a Repeated                         |     | PWM Direction Change at Near                        |     |
| Start Condition (Case 1)                                | 202 | 100% Duty Cycle                                     | 155 |
| Bus Collision During a Repeated                         |     | PWM Output                                          | 144 |
| Start Condition (Case 2)                                | 202 | Repeat Start Condition                              | 194 |
| Bus Collision During a                                  |     | Reset, Watchdog Timer (WDT), Oscillator             |     |
| Start Condition (SCL = 0)                               | 201 | Start-up Timer (OST),                               |     |
| Bus Collision During a                                  |     | Power-up Timer (PWRT)                               | 350 |
| Stop Condition (Case 1)                                 | 203 | Send Break Character Sequence                       | 221 |
| Bus Collision During a                                  |     | Slave Synchronization                               | 167 |
| Stop Condition (Case 2)                                 | 203 | Slow Rise Time (MCLR Tied to VDD,                   |     |
| Bus Collision During                                    |     | VDD Rise > TPWRT)                                   | 47  |
| Start Condition (SDA Only)                              | 200 | SPI Mode (Master Mode)                              | 166 |
| Bus Collision for Transmit and                          |     | SPI Mode (Slave Mode, CKE = 0)                      | 168 |
| Acknowledge                                             | 199 | SPI Mode (Slave Mode, CKE = 1)                      | 168 |
| Capture/Compare/PWM (All CCP Modules)                   | 352 | Synchronous Reception                               |     |
| CLKO and I/O                                            | 349 | (Master Mode, SREN)                                 | 224 |
| Clock Synchronization                                   | 185 | Synchronous Transmission                            | 222 |
| Clock/Instruction Cycle                                 | 57  | Synchronous Transmission (Through TXEN)             | 223 |
| EUSART Synchronous Receive                              |     | Time-out Sequence on POR w/PLL Enabled              |     |
| (Master/Slave)                                          | 362 | (MCLR Tied to VDD)                                  | 47  |
| EUSART Synchronous Transmission                         |     | Time-out Sequence on Power-up                       |     |
| (Master/Slave)                                          | 362 | (MCLR Not Tied to VDD, Case 1)                      | 46  |
| Example SPI Master Mode (CKE = 0)                       | 354 | Time-out Sequence on Power-up                       |     |
| Example SPI Master Mode (CKE = 1)                       | 355 | (MCLR Not Tied to VDD, Case 2)                      | 46  |
| Example SPI Slave Mode (CKE = 0)                        | 356 | Time-out Sequence on Power-up                       |     |
| Example SPI Slave Mode (CKE = 1)                        | 357 | (MCLR Tied to VDD, VDD Rise < TPWRT)                | 46  |
| External Clock (All Modes Except PLL)                   | 347 | Timer0 and Timer1 External Clock                    | 351 |
| Fail-Safe Clock Monitor                                 | 267 | Transition for Entry to Idle Mode                   | 38  |
| First Start Bit Timing                                  | 193 | Transition for Entry to SEC_RUN Mode                | 35  |
| Full-Bridge PWM Output                                  | 153 | Transition for Entry to Sleep Mode                  | 37  |
| Half-Bridge PWM Output                                  | 152 | Transition for Two-Speed Start-up                   |     |
| High/Low-Voltage Detect Characteristics                 | 344 | (INTOSC to HSPLL)                                   | 265 |
| High-Voltage Detect Operation                           |     | Transition for Wake from Idle to Run Mode           | 38  |
| (VDIRMAG = 1)                                           | 250 | Transition for Wake from Sleep (HSPLL)              | 37  |
| I <sup>2</sup> C Bus Data                               | 358 | Transition from RC_RUN Mode to                      |     |
| I <sup>2</sup> C Bus Start/Stop Bits                    | 358 | PRI_RUN Mode                                        | 36  |
| I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission) | 196 | Transition from SEC_RUN Mode to                     |     |
| I <sup>2</sup> C Master Mode (7-Bit Reception)          | 197 | PRI_RUN Mode (HSPLL)                                | 35  |
| I <sup>2</sup> C Slave Mode (10-Bit Reception, SEN = 0) | 182 | Transition to RC_RUN Mode                           | 36  |
| I <sup>2</sup> C Slave Mode (10-Bit Reception,          |     | Timing Diagrams and Specifications                  | 347 |
| SEN = 0, ADMSK = 01001)                                 | 181 | Capture/Compare/PWM Requirements                    |     |
| I <sup>2</sup> C Slave Mode (10-Bit Reception,          |     | (All CCP Modules)                                   | 352 |
| SEN = 1)                                                | 187 | CLKO and I/O Requirements                           | 349 |
| I <sup>2</sup> C Slave Mode (10-Bit Transmission)       | 183 | EUSART Synchronous Receive                          |     |
| I <sup>2</sup> C Slave Mode (7-Bit Reception,           |     | Requirements                                        | 362 |
| SEN = 0)                                                | 178 | EUSART Synchronous Transmission                     |     |
| I <sup>2</sup> C Slave Mode (7-bit Reception,           |     | Requirements                                        | 362 |
| SEN = 0, ADMSK = 01011)                                 | 179 | Example SPI Mode Requirements                       |     |
| I <sup>2</sup> C Slave Mode (7-Bit Reception, SEN = 1)  | 186 | (Master Mode, CKE = 0)                              | 354 |
| I <sup>2</sup> C Slave Mode (7-Bit Transmission)        | 180 | Example SPI Mode Requirements                       |     |
| I <sup>2</sup> C Slave Mode General Call Address        |     | (Master Mode, CKE = 1)                              | 355 |
| Sequence (7 or 10-Bit Address Mode)                     | 188 | Example SPI Mode Requirements                       |     |
| I <sup>2</sup> C Stop Condition Receive or              |     | (Slave Mode, CKE = 0)                               | 356 |
| Transmit Mode                                           | 198 | Example SPI Mode Requirements                       |     |
| Low-Voltage Detect Operation (VDIRMAG = 0)              | 249 | (Slave Mode, CKE = 1)                               | 357 |
| Master SSP I <sup>2</sup> C Bus Data                    | 360 | External Clock Requirements                         | 347 |
| Master SSP I <sup>2</sup> C Bus Start/Stop Bits         | 360 | I <sup>2</sup> C Bus Data Requirements (Slave Mode) | 359 |
| Parallel Slave Port (PIC18F4221/4321)                   | 353 | Master SSP I <sup>2</sup> C Bus Data Requirements   | 361 |
| Parallel Slave Port (PSP) Read                          | 121 | Master SSP I <sup>2</sup> C Bus Start/Stop Bits     |     |
| Parallel Slave Port (PSP) Write                         | 121 | Requirements                                        | 360 |
| PWM Auto-Shutdown (PRSEN = 0,                           |     | Parallel Slave Port Requirements                    |     |
| Auto-Restart Disabled)                                  | 158 | (PIC18F4221/4321)                                   | 353 |

# PIC18F4321 FAMILY

---

|                                          |          |
|------------------------------------------|----------|
| PLL Clock .....                          | 348      |
| Reset, Watchdog Timer, Oscillator        |          |
| Start-up Timer, Power-up Timer and       |          |
| Brown-out Reset Requirements .....       | 350      |
| Timer0 and Timer1 External               |          |
| Clock Requirements .....                 | 351      |
| Top-of-Stack Access .....                | 54       |
| TQFP Packages and Special Features ..... | 271      |
| TRISE Register                           |          |
| PSPMODE Bit .....                        | 114      |
| TSTFSZ .....                             | 313      |
| Two-Speed Start-up .....                 | 253, 265 |
| Two-Word Instructions                    |          |
| Example Cases .....                      | 58       |
| TXSTA Register                           |          |
| BRGH Bit .....                           | 209      |

## V

|                                        |     |
|----------------------------------------|-----|
| Voltage Reference Specifications ..... | 343 |
|----------------------------------------|-----|

## W

|                                  |                    |
|----------------------------------|--------------------|
| Watchdog Timer (WDT) .....       | 253, 263           |
| Associated Registers .....       | 264                |
| Control Register .....           | 263                |
| During Oscillator Failure .....  | 266                |
| Programming Considerations ..... | 263                |
| WCOL .....                       | 193, 194, 195, 198 |
| WCOL Status Flag .....           | 193, 194, 195, 198 |
| WWW Address .....                | 391                |
| WWW, On-Line Support .....       | 6                  |

## X

|             |     |
|-------------|-----|
| XORLW ..... | 313 |
| XORWF ..... | 314 |

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at [www.microchip.com](http://www.microchip.com). This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at [www.microchip.com](http://www.microchip.com), click on Customer Change Notification and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at: <http://support.microchip.com>**

# PIC18F4321 FAMILY

---

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager  
RE: Reader Response  
Total Pages Sent \_\_\_\_\_  
From: Name \_\_\_\_\_  
Company \_\_\_\_\_  
Address \_\_\_\_\_  
City / State / ZIP / Country \_\_\_\_\_  
Telephone: (\_\_\_\_) \_\_\_\_\_ - \_\_\_\_\_ FAX: (\_\_\_\_) \_\_\_\_\_ - \_\_\_\_\_

Application (optional):

Would you like a reply? \_\_\_Y \_\_\_N

Device: PIC18F4321 Family Literature Number: DS39689E

Questions:

1. What are the best features of this document?

---

---

2. How does this document meet your hardware and software development needs?

---

---

3. Do you find the organization of this document easy to follow? If not, why?

---

---

4. What additions to the document do you think would enhance the structure and subject?

---

---

5. What deletions from the document could be made without affecting the overall usefulness?

---

---

6. Is there any incorrect or misleading information (what and where)?

---

---

7. How would you improve this document?

---

---

# PIC18F4321 FAMILY

## PIC18F2221/2321/4221/4321 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| <u>PART NO.</u>   | <u>X</u>                                                                                                                                                                                                                                                                                                                                     | <u>/XX</u> | <u>XXX</u> |
|-------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|
| Device            | Temperature Range                                                                                                                                                                                                                                                                                                                            | Package    | Pattern    |
| Device            | PIC18F2221/2321 <sup>(1)</sup> , PIC18F4221/4321 <sup>(1)</sup> ,<br>PIC18F2221/2321T <sup>(2)</sup> , PIC18F4221/4321T <sup>(2)</sup> ;<br>VDD range 4.2V to 5.5V<br>PIC18LF2221/2321 <sup>(1)</sup> , PIC18LF4221/4321 <sup>(1)</sup> ,<br>PIC18LF2221/2321T <sup>(2)</sup> , PIC18LF4221/4321T <sup>(2)</sup> ;<br>VDD range 2.0V to 5.5V |            |            |
| Temperature Range | I = -40°C to +85°C (Industrial)<br>E = -40°C to +125°C (Extended)                                                                                                                                                                                                                                                                            |            |            |
| Package           | PT = TQFP (Thin Quad Flatpack)<br>SO = SOIC<br>SS = SSOP<br>SP = Skinny Plastic DIP<br>P = PDIP<br>MM = 28L QFN<br>ML = 44L QFN                                                                                                                                                                                                              |            |            |
| Pattern           | QTP, SQTP, Code or Special Requirements<br>(blank otherwise)                                                                                                                                                                                                                                                                                 |            |            |

**Examples:**  
a) PIC18F4321-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.  
b) PIC18LF2321-I/SO = Industrial temp., SOIC package, Extended VDD limits.  
c) PIC18LF4321-I/P = Industrial temp., PDIP package, normal VDD limits.

**Note 1:** F = Standard Voltage Range  
LF = Wide Voltage Range  
**2:** T = in tape and reel TQFP packages only.



---

## WORLDWIDE SALES AND SERVICE

---

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://support.microchip.com>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Kokomo**  
Kokomo, IN  
Tel: 765-864-8360  
Fax: 765-864-8387

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8528-2100  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Fuzhou**  
Tel: 86-591-8750-3506  
Fax: 86-591-8750-3521

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Shunde**  
Tel: 86-757-2839-5507  
Fax: 86-757-2839-5571

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7250  
Fax: 86-29-8833-7256

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-4182-8400  
Fax: 91-80-4182-8422

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Yokohama**  
Tel: 81-45-471- 6166  
Fax: 81-45-471-6122

**Korea - Gumi**  
Tel: 82-54-473-4301  
Fax: 82-54-473-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Penang**  
Tel: 60-4-646-8870  
Fax: 60-4-646-5086

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-572-9526  
Fax: 886-3-572-6459

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-536-4803

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820

12/08/06