

Features

- Operates as a 4-bit GTL –/GTL/GTL+ sampling receiver or as a LVTTL to GTL –/GTL/GTL+ driver
- 2.3 V to 3.6 V operation with 5 V tolerant LVTTL input
- GTL input and output 3.6 V tolerant
- Vref adjustable from 0.5 V to VCC/2
- Partial power-down permitted
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-CC101
- Latch-up protection exceeds 500 mA per JESD78
- Package offered: TSSOP14

Description


The PI4GTL2014 is a 4-bit translating transceiver designed for 3.3 V LVTTL system interface with a GTL –/GTL/GTL+ bus, where GTL –/GTL/GTL+ refers to the reference voltage of the GTL bus and the input/output voltage thresholds associated with it.

The direction pin allows the part to function as either a GTL to LVTTL sampling receiver or as a LVTTL to GTL interface.

The PI4GTL2014 LVTTL inputs (only) are tolerant up to 5.5 V allowing direct access to TTL or 5 V CMOS inputs. The LVTTL outputs are not 5.5 V tolerant.

The PI4GTL2014 GTL inputs and outputs operate up to 3.6 V, allowing the device to be used in higher voltage open-drain output applications.

Pin Configuration



Pin Description

DIR	1	direction control input (LVTTL)
B0	2	data inputs/outputs (GTL)
B1	3	
B2	5	
B3	6	
A0	13	data inputs/outputs (LVTTL)
A1	12	
A2	10	
A3	9	
VREF	4	GTL reference voltage
GND	7,8,11	ground (0 V)
VCC	14	positive supply voltage

Maximum Ratings


Power supply.....	-0.5V to +4.6V
Voltage on an I/O pin.....	GND-0.5V to +7.0V
Supply current.....	±160mA
Ground supply current.....	400mA
Total power dissipation.....	200mW
Operation temperature.....	-40~85°C
Storage temperature.....	-65~150°C
Maximum Junction temperature, T _j (max).....	125°C
Total power dissipation.....	200mW

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PI4GTL2014 Block Diagram

Figure 1: Block diagram



Function Table:

H = HIGH voltage level; L = LOW voltage level.

DIR	A (LVTTL)	B (GTL)
H	Input	Output
L	Output	Input

Limiting values

Symbol	Parameter	Conditions	Min	Max	Unit
VCC	supply voltage		-0.5	4.6	V
I _{IK}	input clamping current	V _I < 0V	-	-50	mA
V _I	input voltage	A port	-0.5 ^[1]	7	V
		B port	-0.5 ^[1]	4.6	V
I _{OK}	output clamping current	A port; V _O < 0V	-	-50	mA
V _O	output voltage	output in OFF or HIGH state			
		A port	-0.5 ^[1]	7	V
		B port	-0.5 ^[1]	4.6	V
I _{OL}	LOW-level output current	current into any output in the LOW state			
		A port	-	32	mA
		B port	-	80	mA
I _{OH}	HIGH-level output current	current into any output in the HIGH state; A port	-	-32	mA
Tstg	storage temperature		^[2] -60	150	°C

Note:

[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

Operating conditions ^[1]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VCC	supply voltage		2.3	-	3.6	V
V _{TT}	termination voltage ^[2]	Lowest voltage	0.71	0.75	0.79	V
		GTL-	0.85	0.9	0.95	V
		GTL	1.14	1.2	1.26	V
		GTL+	1.35	1.5	1.65	V
V _{ref}	reference voltage	overall	0.43	2/3V _{TT}	VCC/2	V
		Lowest voltage	0.43	0.5	0.55	
		GTL-	0.5	0.6	0.63	V
		GTL	0.76	0.8	0.84	V
		GTL+	0.87	1	1.1	V
V _I	input voltage	B port	0	V _{TT}	3.6	V
		except B port	0	3.3	5.5 ^[3]	V
V _{IH}	HIGH-level input voltage	B port	V _{ref} + 0.050	-	-	V
		except B port VCC=3.3V	2	-	-	V
		except B port VCC=2.5V	1.7			V
V _{IL}	LOW-level input voltage	B port	-	-	V _{ref} - 0.050	V
		except B port VCC=3.3V	-	-	0.8	V
		except B port VCC=2.5V			0.7	V
I _{OH}	HIGH-level output current	A port VCC=3.3V	-	-	-16	mA
		A port VCC=2.5V			-6	mA
I _{OL}	LOW-level output current	B port	-	-	40	mA
		A port VCC=3.3V	-	-	16	mA
		A port VCC=2.5V	-	-	12	mA
T _{amb}	ambient temperature	operating in free-air	-40	-	-85	°C

Note:

[1] Unused inputs must be held HIGH or LOW to prevent them from floating.

[2] V_{TT} maximum of 3.6 V with resistor sized so IOL maximum is not exceeded.

[3] A0, A1, A2, A3 V_I(max) is 3.6 V if configured as outputs (DIR = L).

Static characteristics

Recommended operating conditions; voltages are referenced to GND (ground = 0 V). $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
V_{OH}	HIGH-level output voltage	A port; VCC = 2.3 V to 3.6 V; IOH = -100 μA ^[2]	VCC - 0.2			V
		A port; VCC = 3.0 V; IOH = -16 mA ^[2]	2.0			V
		A port; VCC = 2.3 V; IOH = -6 mA ^[2]	1.7			V
V_{OL}	LOW-level output voltage	B port; VCC = 3.0 V; IOL = 40 mA ^[2]		0.23	0.4	V
		B port; VCC = 2.3V; IOL = 40 mA ^[2]		0.26	0.4	V
		A port; VCC = 3.0 V; IOL = 8 mA ^[2]		0.28	0.4	V
		A port; VCC = 3.0 V; IOL = 12mA ^[2]		0.4	0.55	V
		A port; VCC = 3.0 V; IOL = 16 mA ^[2]		0.55	0.8	V
		A port; VCC = 2.3V; IOL = 8 mA ^[2]		0.3	0.45	V
		A port; VCC = 2.3V; IOL = 12 mA ^[2]		0.47	0.7	V
I_I	input current	control inputs; VCC = 3.6 V; $V_I = \text{VCC or GND}$			± 1	μA
		B port; VCC = 3.6 V; $V_I = V_{TT}$ or GND			± 1	μA
		A port; VCC = 0 V or 3.6 V; $V_I = 5.5\text{ V}$			10	μA
		A port; VCC = 3.6 V; $V_I = \text{VCC}$			± 1	μA
		A port; VCC = 3.6 V; $V_I = 0\text{ V}$			-5	μA
I_{OZ}	OFF-state output current	A port; VCC = 0 V; V_I or $V_O = 0\text{ V to } 3.6\text{ V}$			± 100	μA
I_{CC}	quiescent supply current	A port; VCC = 3.6 V; $V_I = \text{VCC or GND}$; IO = 0 mA		4	10	mA
		B port; VCC = 3.6 V; $V_I = V_{TT}$ or GND; IO = 0 mA		4	10	mA
$\Delta I_{CC}^{[3]}$	Additional quiescent current (per input)				500	μA
C_i	input capacitance	control inputs; $V_I = 3.0\text{ V or } 0\text{ V}$		2		pF
C_{io}	input/output capacitance	A port; $V_O = 3.0\text{ V or } 0\text{ V}$		4.6		pF
		B port; $V_O = V_{TT}$ or 0 V		3.4		pF

Note:

- [1] All typical values are measured at VCC = 3.3 V and Tamb = 25 °C.
- [2] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- [3] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

Dynamic characteristics

All typical values are at VCC = 3.3 V and Tamb = 25 °C.

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
GTL – ; Vref = 0.5V; VTT = 0.75 V						
t _{PLH}	LOW to HIGH propagation delay	An to Bn		2.1	5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn		4.1	7	ns
t _{PLH}	LOW to HIGH propagation delay	Bn to An		6	9	ns
t _{PHL}	HIGH to LOW propagation delay	Bn to An		4.8	8	ns
GTL – ; Vref = 0.6 V; VTT = 0.9 V						
t _{PLH}	LOW to HIGH propagation delay	An to Bn		2.0	5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn		4.2	7	ns
t _{PLH}	LOW to HIGH propagation delay	Bn to An		6	9	ns
t _{PHL}	HIGH to LOW propagation delay	Bn to An		4.8	8	ns
GTL – ; Vref = 0.8 V; VTT = 1.2 V						
t _{PLH}	LOW to HIGH propagation delay	An to Bn		2.0	5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn		4.9	8	ns
t _{PLH}	LOW to HIGH propagation delay	Bn to An		6	9	ns
t _{PHL}	HIGH to LOW propagation delay	Bn to An		4.7	8	ns
GTL+; Vref = 1.0 V; VTT = 1.5 V						
t _{PLH}	LOW to HIGH propagation delay	An to Bn		2.0	5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn		5.1	8	ns
t _{PLH}	LOW to HIGH propagation delay	Bn to An		6.1	9	ns
t _{PHL}	HIGH to LOW propagation delay	Bn to An		4.5	7	ns

Dynamic characteristics

All typical values are at VCC = 2.5 V and Tamb = 25 °C.

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
GTL - ; Vref = 0.5V; VTT = 0.75 V						
t _{PLH}	LOW to HIGH propagation delay	An to Bn		2.3	5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn		6.5	10	ns
t _{PLH}	LOW to HIGH propagation delay	Bn to An		7.5	12	ns
t _{PHL}	HIGH to LOW propagation delay	Bn to An		5.8	9	ns
GTL - ; Vref = 0.6 V; VTT = 0.9 V						
t _{PLH}	LOW to HIGH propagation delay	An to Bn		2.3	5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn		5.7	10	ns
t _{PLH}	LOW to HIGH propagation delay	Bn to An		7.5	12	ns
t _{PHL}	HIGH to LOW propagation delay	Bn to An		5.6	9	ns
GTL - ; Vref = 0.8 V; VTT = 1.2 V						
t _{PLH}	LOW to HIGH propagation delay	An to Bn		2.3	5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn		7.5	12	ns
t _{PLH}	LOW to HIGH propagation delay	Bn to An		7.5	12	ns
t _{PHL}	HIGH to LOW propagation delay	Bn to An		5.6	9	ns
GTL+; Vref = 1.0 V; VTT = 1.5 V						
t _{PLH}	LOW to HIGH propagation delay	An to Bn		2.3	5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn		8.6	12	ns
t _{PLH}	LOW to HIGH propagation delay	Bn to An		8.8	12	ns
t _{PHL}	HIGH to LOW propagation delay	Bn to An		5.6	9	ns

Waveforms

$V_M = 1.5\text{ V}$ at $V_{CC} \geq 3.0\text{ V}$; $V_M = V_{CC}/2$ at $V_{CC} \leq 2.7\text{ V}$ for A ports and control pins;

$V_M = V_{ref}$ for B ports.





Fig 2. Voltage waveforms



$PRR \leq 10\text{ MHz}$; $Z_0 = 50\ \Omega$; $t_r \leq 2.5\text{ ns}$; $t_f \leq 2.5\text{ ns}$

Fig 3. Propagation delay, Bn to An




Fig 4. Load circuitry for switching times




Fig 5. Load circuit for B outputs


RL — Load resistor

CL — Load capacitance; includes jig and probe capacitance

RT — Termination resistance; should be equal to output impedance of pulse generators.

Mechanical Information

TSSOP-14(L)



Ordering Information

Part No.	Package Code	Package
PI4GTL2014LE	L	14-Pin, 173 mil Wide TSSOP
PI4GTL2014LEX	L	14-Pin, 173 mil Wide TSSOP, Tape & Reel

Note:

- E = Pb-free and Green
- Adding X Suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.