

82284

Clock Driver and Ready Interface for iAPX 286 Processors PRELIMINARY

82284

DISTINCTIVE CHARACTERISTICS


- Generates system clock for iAPX 286 processors
- Uses crystal or TTL signal for frequency source
- Provides local **READY** and **MULTIBUS* READY** synchronization
- Generates system reset output from Schmitt Trigger input
- 18-pin package
- Single +5 V power supply

GENERAL DESCRIPTION

The 82284 is a clock generator/driver which provides clock signals for iAPX 286 processors and support components. The device contains logic to supply **READY** to the CPU

from either asynchronous or synchronous sources. It also generates a synchronous reset signal from an asynchronous input with hysteresis.

BLOCK DIAGRAM




BD007270

*MULTIBUS is a registered trademark of Intel Corporation.


CONNECTION DIAGRAMS Top View

DIPs



CD010750


PLCC



CD010760

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




LS003040

ORDERING INFORMATION

Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Temperature Range
- b. Package Type
- c. Device Number
- d. Speed Option
- e. Optional Processing



Valid Combinations	
P, D, N	82284
	82284-10
P, D	82284B
	82284-10B
Unpackaged Die	AM82284XC

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION

ARDY Asynchronous Ready (Input; Active LOW)

ARDY is an active-LOW input used to terminate the current bus cycle. The ARDY input is qualified by ARDYEN. Inputs to ARDY may be applied asynchronously to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs.

ARDYEN Asynchronous Ready Enable (Input; Active LOW)

ARDYEN is an active-LOW input which qualifies the ARDY input. ARDYEN selects ARDY as the source of READY for the current bus cycle. Inputs to ARDYEN may be applied asynchronously to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs.

CLK System Clock (Output)

CLK output is used by the processor and any support devices which must be synchronized with the processor. The frequency of the CLK output is twice the processor's internal clock frequency. CLK can drive both TTL and MOS level inputs.

EFI External Frequency In (Input)

The EFI input drives CLK when F/C is strapped HIGH. The EFI input frequency must be twice the processor's internal clock frequency.

F/C Frequency/Crystal Select (Input)

F/C is a strapping option used to select the source for the CLK output. When F/C is strapped LOW, the internal crystal drives CLK. When F/C is strapped HIGH, the EFI input drives the CLK output.

GND System Ground: 0 V

PCLK Peripheral Clock (Output)

PCLK is an output which provides a 50% duty cycle clock with one half the frequency of CLK. PCLK will be in phase with the processor's internal clock following the first bus cycle after the processor has been reset.

READY Ready (Output; Active LOW)

READY is an active-LOW output which signals the current bus cycle is to be completed. The SRDY, SRDYEN, ARDY, ARDYEN, S1, S0 and RES inputs control READY as

explained later in the READY generator section. READY is an open collector output requiring an external 910 ohm pull-up resistor.

RES Reset In (Input; Active LOW)

RES is an active-LOW input which generates the system reset signal RESET. Signals to RES may be applied asynchronously to CLK. A Schmitt Trigger input is provided on RES, so that an RC circuit can be used to provide a time delay. Setup and hold times are given to assure a guaranteed response to synchronous inputs.

RESET Reset (Output; Active HIGH)

RESET is an active-HIGH output which is derived from the RES input. RESET is used to force the system into an initial state. When RESET is active, READY will be active (LOW).

S0, S1 Status (Input)

These inputs prepare the 82284 for a subsequent bus cycle. S0 and S1 synchronize PCLK to the internal processor clock and control READY. These inputs have pullup resistors to keep them HIGH if nothing is driving them. Setup and hold times must be satisfied for proper operation.

SRDY Synchronous Ready (Input; Active LOW)

SRDY is an active-LOW input used to terminate the current bus cycle. The SRDY input is qualified by the SRDYEN input. Setup and hold times must be satisfied for proper operation.

SRDYEN Synchronous Ready Enable (Input; Active LOW)

SRDYEN is an active-LOW input which qualifies SRDY. SRDYEN selects SRDY as the source for READY to the CPU for the current bus cycle. Setup and hold times must be satisfied for proper operation.

VCC +5-V Power Supply (Input)

X1, X2 Crystal In (Input)

These are the pins to which a parallel resonant fundamental mode crystal is attached for the internal oscillator. When F/C is strapped LOW, the oscillator will drive the CLK output at the crystal frequency. The crystal frequency must be twice the processor's internal clock frequency.

FUNCTIONAL DESCRIPTION

Introduction

The 82284 generates the clock, ready, and reset signals required for iAPX 286 processors and support components. The 82284 is packaged in an 18-pin DIP and contains a crystal-controlled oscillator, MOS clock generator, peripheral clock generator, MULTIBUS-ready synchronization logic and system reset generation logic.

Clock Generator

The CLK output provides the basic timing control for an iAPX 286 system. CLK has output characteristics sufficient to drive MOS devices. CLK is generated by either an internal crystal oscillator or an external source as selected by the $F/\overline{C}$ strapping option. When $F/\overline{C}$ is LOW, the crystal oscillator drives the CLK output. When $F/\overline{C}$ is HIGH, the $E\overline{F}1$ input drives the CLK output.

The 82284 provides a second clock output (PCLK) for peripheral devices. PCLK is CLK divided by two. PCLK has a duty cycle of 50% and TTL output drive characteristics. PCLK is normally synchronized to the internal processor clock.

After reset, the PCLK signal may be out of phase with the internal processor clock. The $\overline{S}1$ and $\overline{S}0$ signals of the first bus cycle are used to synchronize PCLK to the internal processor

clock. The phase of the PCLK output changes by extending its HIGH time beyond one system clock (see waveforms). PCLK is forced HIGH when either $\overline{S}0$ or $\overline{S}1$ was active (LOW) for the two previous CLK cycles. PCLK continues to oscillate when both $\overline{S}0$ and $\overline{S}1$ are HIGH.


Since the phase of the internal processor clock will not change except during reset, the phase of PCLK will not change except during the first bus cycle after reset.

Oscillator

The oscillator circuit of the 82284 is a linear Pierce oscillator which requires an external parallel resonant fundamental mode crystal. The output of the oscillator is internally buffered. The crystal frequency chosen should be twice the processor's internal clock frequency. The crystal should have a typical load capacitance of 32 pF.

X_1 and X_2 are the oscillator crystal connections. For stable operation of the oscillator, two loading capacitors are recommended, as shown in Figure 1. The sum of the board capacitance and loading capacitance should equal the values shown. It is advisable to limit stray board capacitances (not including the effect of the loading capacitors or crystal capacitance) to less than 10 pF between the X_1 and X_2 pins. V_{CC} and GND pins should be decoupled as close to the 82284 as possible.

Figure 1. Recommended Crystal and READY Connections



TC004240

TABLE 1. 82284 CRYSTAL LOADING CAPACITANCE VALUES

Crystal Frequency	C ₁ Capacitance (pin 7)	C ₂ Capacitance (pin 8)
1 to 8 MHz	60 pF	40 pF
8 to 16 MHz	25 pF	15 pF

Note: Capacitance values must include stray board capacitance.

Reset Operation

The reset logic provides the RESET output to force the system into a known, initial state. When the $\overline{RES}$ input is active (LOW), the RESET output becomes active (HIGH). $\overline{RES}$ is synchronized internally at the falling edge of CLK before generating the RESET output (see waveforms). Synchronization of the $\overline{RES}$ input introduces a one or two CLK delay before affecting the RESET output.

At power up, a system does not have a stable V_{CC} and CLK. To prevent spurious activity, $\overline{RES}$ should be asserted until V_{CC} and CLK stabilize at their operating values. iAPX 286 processors and support components also require their RESET inputs be HIGH a minimum of 16 CLK cycles. An RC network, as shown in Figure 2, will keep $\overline{RES}$ LOW long enough to satisfy both needs.

A Schmitt Trigger input with hysteresis on $\overline{RES}$ assures a single transition of RESET with an RC circuit on $\overline{RES}$. The hysteresis separates the input voltage level at which the circuit output switches from HIGH to LOW from the input voltage level at which the circuit output switches from LOW to HIGH. The $\overline{RES}$ HIGH to LOW input transition voltage is lower than the $\overline{RES}$ LOW to HIGH input transition voltage. As long as the slope of the $\overline{RES}$ input voltage remains in the same direction (increasing or decreasing) around the $\overline{RES}$ input transition voltage, the RESET output will make a single transition.

Ready Operation

The 82284 accepts two ready sources for the system ready signal which terminates the current bus cycle. Either a synchronous ($\overline{SRDY}$) or asynchronous ready ($\overline{ARDY}$) source may be used. Each ready input has an enable ($\overline{SRDYEN}$ and $\overline{ARDYEN}$) for selecting the type of ready source required to

terminate the current bus cycle. An address decoder would normally select one of the enable inputs.

$\overline{READY}$ is enabled (LOW) if either $\overline{SRDY} + \overline{SRDYEN} = 0$ or $\overline{ARDY} + \overline{ARDYEN} = 0$ when sampled by the 82284 $\overline{READY}$ generation logic. $\overline{READY}$ will remain active for at least two CLK cycles, except when RESET overrides it.

The $\overline{READY}$ output has an open-collector driver allowing other ready circuits to be wire OR'ed with it, as shown in Figure 1. The $\overline{READY}$ signal of an iAPX 286 system requires an external 910 ohm $\pm 5\%$ pull-up resistor. To force the $\overline{READY}$ signal inactive (HIGH) at the start of a bus cycle, the $\overline{READY}$ output floats when either $\overline{ST}$ or $\overline{S0}$ are sampled LOW at the falling edge of CLK. Two system clock periods are allowed for the pull-up resistor to pull the $\overline{READY}$ signal to V_{IH} . When RESET is active, $\overline{READY}$ is forced active one CLK later (see waveforms).

Figure 3 illustrates the operation of $\overline{SRDY}$ and $\overline{SRDYEN}$. These inputs are sampled on the falling edge of CLK when $\overline{ST}$ and $\overline{S0}$ are inactive and PCLK is HIGH. $\overline{READY}$ is forced active when both $\overline{SRDY}$ and $\overline{SRDYEN}$ are sampled as LOW.

Figure 4 shows the operation of $\overline{ARDY}$ and $\overline{ARDYEN}$. These inputs are sampled by an internal synchronizer at each falling edge of CLK. The output of the synchronizer is then sampled when PCLK is HIGH. If the synchronizer resolved both the $\overline{ARDY}$ and $\overline{ARDYEN}$ inputs to have been LOW, $\overline{READY}$ becomes LOW. When both $\overline{ARDY}$ and $\overline{ARDYEN}$ have been resolved as active, the $\overline{SRDY}$ and $\overline{SRDYEN}$ inputs are ignored. Either $\overline{ARDY}$ or $\overline{ARDYEN}$ must be HIGH at the end of T_s (see Figure 4).

$\overline{READY}$ remains active until either $\overline{ST}$ or $\overline{S0}$ are sampled LOW, or the ready inputs are sampled as inactive.






Figure 2. Typical RC $\overline{RES}$ Timing Circuit



WF024510

Figure 3. Synchronous Ready Operation



WF024521

Figure 4. Asynchronous Ready Operation

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +150°C
 Temperature Under Bias 0 to +70°C
 All Output and Supply Voltages -0.5 V to +7 V
 All Input Voltages -1.0 V to +5.5 V
 Power Dissipation 1 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
 Temperature (T_A) 0 to +70°C
 Supply Voltage (V_{CC}) +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V_{OH}	RESET, PCLK Output HIGH Voltage	$I_{OH} = -1$ mA	2.4		V
V_{OL}	RESET, PCLK Output LOW Voltage	$I_{OL} = 5$ mA		.45	V
V_{IH}	Input HIGH Voltage		2.0		V
V_{IL}	Input LOW Voltage			0.8	V
V_C	Input Forward Clamp Voltage	$I_C = -5$ mA		-1.0	V
I_{IL}	Input LOW Current	$V_F = .45$ V		-0.5	mA
I_{IH}	Input HIGH Current	$V_R = V_{CC}$ Max.		50	μ A
V_{IHR}	RES Input HIGH Voltage		2.6		V
V_{HYS}	RES Input Hysteresis		0.25		V
V_{OLR}	READY Output LOW Voltage	$I_{OL} = 7$ mA		.45	V
V_{OLC}	CLK Output LOW Voltage	$I_{OL} = 5$ mA		.45	V
V_{OHC}	CLK Output HIGH Voltage	$I_{OH} = -800$ μ A	4.0		V
I_{CC}	Power Supply Current			145	mA

CAPACITANCE ($T_A = +25^\circ\text{C}$, $V_{CC} = \text{GND} = 0$ V, $V_{IN} = +5$ V or GND)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
C_i	Input Capacitance (Note 1)	$f_c = 1$ MHz		10	pF

Notes: 1. This specification is provided for reference only.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

No.	Parameter Description	Test Conditions	8 MHz		10 MHz		Units
			Min.	Max.	Min.	Max.	
1	EFI-to-CLK Delay	At 1.5 V (Note 1)		30		30	ns
2	EFI LOW Time	At 1.5 V (Notes 1 & 7)	25		25		ns
3	EFI HIGH Time	At 1.5 V (Notes 1 & 7)	30		25		ns
4	CLK Period		62	500	50	500	ns
5	CLK LOW Time	At 1.0 V (Notes 1, 2, & 8)	15		12		ns
6	CLK HIGH Time	At 3.6 V (Notes 1, 2, & 8)			16		ns
7	CLK Rise Time	1.0 to 3.6 V (Note 1)		10		8	ns
8	CLK Fall Time	3.6 to 1.0 V (Note 1)		10		8	ns
9	Status Setup Time	(Note 1)	22		20		ns
10	Status Hold Time	(Note 1)	1		1		ns
11	SRDY or SRDYEN Setup Time	(Note 1)	17		15		ns
12	SRDY or SRDYEN Hold Time	(Note 1)	0		0		ns
13	ARDY or ARDYEN Setup Time	(Notes 1 & 3)	0		0		ns
14	ARDY or ARDYEN Hold Time	(Note 1 & 3)	30		30		ns
15	RES Setup Time	(Notes 1 & 3)	20		20		ns
16	RES Hold Time	(Notes 1 & 3)	10		10		ns
17	READY Inactive Delay	At 0.8 V (Note 4)	5		5		ns
18	READY Active Delay	At 0.8 V (Note 4)	0	24	0	24	ns
19	PCLK Delay	(Note 5)	0	45	0	35	ns
20	RESET Delay	(Note 5)	5	34	5	27	ns
21	PCLK LOW Time	(Notes 5 & 6)	$t_4 - 20$		$t_4 - 20$		ns
22	PCLK HIGH Time	(Notes 5 & 6)	$t_4 - 20$		$t_4 - 20$		ns

Notes: 1. CLK loading: $C_L = 150$ pF.

2. With the internal oscillator crystal using recommended crystal and capacitive loading, or with the EFI input meeting specifications t_2 and t_3 , use a parallel-resonant, fundamental mode crystal. The recommended crystal loading for CLK frequencies of 8-16 MHz are 25 pF from pin X_1 to ground, and 15 pF from pin X_2 to ground. These recommended values are ± 5 pF and include all stray capacitance. Decouple V_{CC} and GND as close to the 82284 as possible.

3. This is an asynchronous input. This specification is given for testing purposes only, to assure recognition at specific CLK edge.

4. READY loading: $I_{OL} = 7$ mA, $C_L = 150$ pF. In system application, use 910 ohm $\pm 5\%$ pull-up resistor to meet 80286 timing requirements. For systems which operate faster than 10 MHz, care should be taken to minimize capacitive loading on READY. The user must ensure the RC time constant allows the pin to be pulled HIGH in two clock cycles.

5. PCLK and RESET loading: $C_L = 75$ pF. PCLK also has 750 ohm pull-up resistor.

6. t_4 refers to any allowable CLK period.


7. When driving the 82284 with EFI, provide minimum EFI HIGH and LOW times as follows:

CLK Output Frequency	16-MHz CLK	20-MHz CLK*
Min. Required EFI HIGH Time	30 ns	25 ns
Min. Required EFI LOW Time	25 ns	25 ns


*At CLK frequencies above 16 MHz, CLK output HIGH and LOW times are guaranteed only when using a crystal with recommended capacitive loading per Table 1, not when driving component from EFI. All features of the 82284 remain functional whether EFI or a crystal is used to drive the 82284.

8. When using a crystal (with recommended loading capacitance per Table 1) appropriate for the speed of the 80286, CLK output HIGH and LOW times are guaranteed to meet 80286 requirements.


SWITCHING TEST CIRCUITS




A. PCLK Output



B. READY Output



C. CLK Outputs





D. RESET Output


SWITCHING TEST WAVEFORMS



A. EFI Drive and Measurement Points


B. $\overline{\text{RES}}$ Drive and Measurement Points

C. CLK Output Measurement Points




D. AC Setup, Hold and Delay Time Measurement - General

SWITCHING WAVEFORMS




Note: The EFI input LOW and HIGH times as shown are required to guarantee the CLK LOW and HIGH times shown.

CLK as a Function of EFI



- Notes: 1. This is an asynchronous input. The setup and hold times shown are required to guarantee the response shown.
2. Tie 910 ohm $\pm 5\%$ pull-up resistor to the $\overline{\text{READY}}$ output. This LOW-to-HIGH transition depends on the state of $\overline{\text{ARDY}}$, $\overline{\text{ARDYEN}}$, $\overline{\text{SRDY}}$, and $\overline{\text{SRDYEN}}$.

RESET and $\overline{\text{READY}}$ Timing as a Function of $\overline{\text{RES}}$ with $\overline{\text{S1}}$ and $\overline{\text{S0}}$ HIGH



- Notes: 1. This is an asynchronous input. The setup and hold times shown are required to guarantee the response shown.
2. Tie 910 ohm $\pm 5\%$ pull-up resistor to the $\overline{\text{READY}}$ output.

$\overline{\text{READY}}$ and PCLK Timing with $\overline{\text{RES}}$ HIGH