NCP1086

1.5 A Adjustable and 3.3 V Fixed Output Linear Regulator

The NCP1086 linear regulator provides 1.5 A at 3.3 V or adjustable output voltage. The adjustable output voltage device uses two external resistors to set the output voltage within a 1.25 V to 5.5 V range.

The regulators is intended for use as post regulator and microprocessor supply. The fast loop response and low dropout voltage make this regulator ideal for applications where low voltage operation and good transient response are important.

The circuit is designed to operate with dropout voltages less than 1.4 V at 1.5 A output current. Device protection includes overcurrent and thermal shutdown.

This device is pin compatible with LT1086 family of linear regulators and has lower dropout voltage.


The regulators are available in TO−220−3, surface mount D^2PAK−3, and SOT−223 packages.

Features

- Output Current to 1.5 A
- Output Accuracy to ±1% Over Temperature
- Dropout Voltage (typical) 1.05 V @ 1.5 A
- Fast Transient Response
- Fault Protection Circuitry
  - Current Limit
  - Thermal Shutdown
- Pb−Free Packages are Available*


ON Semiconductor®

http://onsemi.com



TO−220−3
T SUFFIX
CASE 221A

Adjustable Output
Tab = V_{OUT}
Pin 1. Adj
2. V_{OUT}
3. V_{IN}



D^2PAK−3
DP SUFFIX
CASE 418AB



SOT−223
ST SUFFIX
CASE 318E

3.3 V Fixed Output
Tab = V_{OUT}
Pin 1. GND
2. V_{OUT}
3. V_{IN}

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 10 of this data sheet.




Figure 1. Application Diagram, Adjustable Output




Figure 2. Application Diagram, 3.3 V Fixed Output

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

© Semiconductor Components Industries, LLC, 2004

MAXIMUM RATINGS*

Parameter		Value	Unit
Supply Voltage, V_{CC}		7.0	V
Operating Temperature Range		−40 to +70	°C
Junction Temperature		150	°C
Storage Temperature Range		−60 to +150	°C
Lead Temperature Soldering:	Wave Solder (through hole styles only) Note 1 Reflow (SMD styles only) Note 2	260 Peak 230 Peak	°C
ESD Damage Threshold		2.0	kV

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. 10 second maximum.
2. 60 second maximum above 183°C.

ELECTRICAL CHARACTERISTICS (C_{IN} = 10 μF, C_{OUT} = 22 μF Tantalum, V_{OUT} + $V_{DROPOUT}$ < V_{IN} < 7.0 V, 0°C ≤ T_A ≤ 70°C, T_J ≤ +150°C, unless otherwise specified, $I_{full\ load}$ = 1.5 A.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
ADJUSTABLE OUTPUT VOLTAGE					
Reference Voltage (Notes 3 and 4)	V_{IN} − V_{OUT} = 1.5 V; V_{Adj} = 0 V, 10 mA ≤ I_{OUT} ≤ 1.5 A	1.241 (−1%)	1.254	1.266 (+1%)	V
Line Regulation	1.5 V ≤ V_{IN} − V_{OUT} ≤ 5.75 V; I_{OUT} = 10 mA	−	0.02	0.2	%
Load Regulation (Notes 3 and 4)	V_{IN} − V_{OUT} = 1.5 V; 10 mA ≤ I_{OUT} ≤ 1.5 A	−	0.04	0.4	%
Dropout Voltage (Note 5)	I_{OUT} = 1.5 A	−	1.05	1.4	V
Current Limit	V_{IN} − V_{OUT} = 3.0 V; T_J ≥ 25°C	1.6	3.1	−	A
Minimum Load Current (Note 6)	V_{IN} = 7.0 V; V_{Adj} = 0	−	0.6	2.0	mA
Adjust Pin Current	V_{IN} − V_{OUT} = 3.0 V; I_{OUT} = 10 mA	−	50	100	μA
Thermal Regulation (Note 7)	30 ms pulse; T_A = 25°C	−	0.002	0.02	%/W
Ripple Rejection (Note 7)	f = 120 Hz; I_{OUT} = 1.5 A; V_{IN} − V_{OUT} = 3.0 V; V_{RIPPLE} = 1.0 V_{P-P}	−	80	−	dB
Thermal Shutdown (Note 8)	−	150	180	210	°C
Thermal Shutdown Hysteresis (Note 8)	−	−	25	−	°C
FIXED OUTPUT VOLTAGE					
Output Voltage (Notes 3 and 4)	V_{IN} − V_{OUT} = 1.5 V, 0 ≤ I_{OUT} ≤ 1.5 A	3.25 (−1.5%)	3.3	3.35 (+1.5%)	V
Line Regulation	2.0 V ≤ V_{IN} − V_{OUT} ≤ 3.7 V; I_{OUT} = 10 mA	−	0.02	0.2	%
Load Regulation (Notes 3 and 4)	V_{IN} − V_{OUT} = 2.0 V; 10 mA ≤ I_{OUT} ≤ 1.5 A	−	0.04	0.4	%
Dropout Voltage (Note 5)	I_{OUT} = 1.5 A	−	1.05	1.4	V
Current Limit	V_{IN} − V_{OUT} = 3.0 V	1.6	3.1	−	A
Quiescent Current	I_{OUT} = 10 mA	−	5.0	10	mA
Thermal Regulation (Note 7)	30 ms pulse; T_A = 25°C	−	0.002	0.02	%/W

3. Load regulation and output voltage are measured at a constant junction temperature by low duty cycle pulse testing. Changes in output voltage due to thermal gradients or temperature changes must be taken into account separately.
4. Specifications apply for an external Kelvin sense connection at a point on the output pin 1/4” from the bottom of the package.
5. Dropout voltage is a measurement of the minimum input/output differential at full load.
6. The minimum load current is the minimum current required to maintain regulation. Normally the current in the resistor divider used to set the output voltage is selected to meet the minimum requirement.
7. Guaranteed by design, not 100% tested in production.
8. Thermal shutdown is 100% functionally tested in production.

ELECTRICAL CHARACTERISTICS (continued) (C_{IN} = 10 μF, C_{OUT} = 22 μF Tantalum, V_{OUT} + $V_{DROPOUT}$ < V_{IN} < 7.0 V, 0°C ≤ T_A ≤ 70°C, T_J ≤ +150°C, unless otherwise specified, $I_{full\ load}$ = 1.5 A.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
FIXED OUTPUT VOLTAGE (continued)					
Ripple Rejection (Note 9)	f = 120 Hz; I_{OUT} = 1.5 A; V_{IN} − V_{OUT} = 3.0 V; V_{RIPPLE} = 1.0 V_{P-P}	−	80	−	dB
Thermal Shutdown (Note 10)	−	150	180	210	°C
Thermal Shutdown Hysteresis (Note 10)	−	−	25	−	°C

9. Guaranteed by design, not 100% tested in production.
10. Thermal shutdown is 100% functionally tested in production.

PACKAGE PIN DESCRIPTION, ADJUSTABLE OUTPUT

Package Pin Number			Pin Symbol	Function
D^2PAK−3	TO−220−3	SOT−223		
1	1	1	Adj	Adjust pin (low side of the internal reference).
2	2	2	V_{OUT}	Regulated output voltage (case).
3	3	3	V_{IN}	Input voltage.

PACKAGE PIN DESCRIPTION, 3.3 V FIXED OUTPUT

Package Pin Number			Pin Symbol	Function
D^2PAK−3	TO−220−3	SOT−223		
1	1	1	GND	Ground connection.
2	2	2	V_{OUT}	Regulated output voltage (case).
3	3	3	V_{IN}	Input voltage.




Figure 3. Block Diagram, Adjustable Output




Figure 4. Block Diagram, 3.3 V Fixed Output

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Dropout Voltage vs. Output Current




Figure 6. Reference Voltage vs. Temperature




Figure 7. Adjust Pin Current vs. Temperature (Adjustable Output)




Figure 8. Short Circuit Current vs V_{IN} − V_{OUT}




Figure 9. Transient Response (Adjustable Output)




Figure 10. Transient Response (3.3 V Fixed Output)




Figure 11. Ripple Rejection vs. Frequency (Adjustable Output)




Figure 12. Ripple Rejection vs. Frequency (3.3 V Fixed Output)




Figure 13. Load Regulation vs. Output Current (Adjustable Output)




Figure 14. Minimum Load Current vs V_{IN} − V_{OUT} (Adjustable Output)

APPLICATIONS INFORMATION

The NCP1086 voltage regulator series provides adjustable and 3.3 V output voltages at currents up to 1.5 A. The regulator is protected against overcurrent conditions and includes thermal shutdown.

The NCP1086 series has a composite PNP−NPN output transistor and requires an output capacitor for stability. A detailed procedure for selecting this capacitor is included in the Stability Considerations section.

Adjustable Operation

The adjustable output device has an output voltage range of 1.25 V to 5.5 V. An external resistor divider sets the output voltage as shown in Figure 15. The regulator maintains a fixed 1.25 V (typical) reference between the output pin and the adjust pin.

A resistor divider network R1 and R2 causes a fixed current to flow to ground. This current creates a voltage across R2 that adds to the 1.25 V across R1 and sets the overall output voltage. The adjust pin current (typically 50 μA) also flows through R2 and adds a small error that should be taken into account if precise adjustment of V_{OUT} is necessary.

The output voltage is set according to the formula:

$$V_{OUT} = V_{REF} \times \left(\frac{R1 + R2}{R1}\right) + I_{Adj} \times R2$$

The term $I_{Adj} \times R2$ represents the error added by the adjust pin current.

R1 is chosen so that the minimum load current is at least 2.0 mA. R1 and R2 should be the same type, e.g. metal film for best tracking over temperature. While not required, a bypass capacitor from the adjust pin to ground will improve ripple rejection and transient response. A 0.1 μF tantalum capacitor is recommended for “first cut” design. Type and value may be varied to obtain optimum performance vs price.




Figure 15. Resistor Divider Scheme

The adjustable output linear regulator has an absolute maximum specification of 7.0 V for the voltage difference between V_{IN} and V_{OUT}. However, the IC may be used to regulate voltages in excess of 7.0 V. The main considerations in such a design are powerup and short circuit capability.

In most applications, ramp−up of the power supply to V_{IN} is fairly slow, typically on the order of several tens of milliseconds, while the regulator responds in less than one microsecond. In this case, the linear regulator begins charging the load as soon as the V_{IN} to V_{OUT} differential is large enough that the pass transistor conducts current. The load at this point is essentially at ground, and the supply voltage is on the order of several hundred mV, with the result that the pass transistor is in dropout. As the supply to V_{IN} increases, the pass transistor will remain in dropout, and current is passed to the load until V_{OUT} reaches the point at which the IC is in regulation. Further increase in the supply voltage brings the pass transistor out of dropout. The result is that the output voltage follows the power supply ramp−up, staying in dropout until the regulation point is reached. In this manner, any output voltage may be regulated. There is no theoretical limit to the regulated voltage as long as the V_{IN} to V_{OUT} differential of 7.0 V is not exceeded.

However, the possibility of destroying the IC in a short circuit condition is very real for this type of design. Short circuit conditions will result in the immediate operation of the pass transistor outside of its safe operating area. Overvoltage stresses will then cause destruction of the pass transistor before overcurrent or thermal shutdown circuitry can become active. Additional circuitry may be required to clamp the V_{IN} to V_{OUT} differential to less than 7.0 V if fail−safe operation is required. One possible clamp circuit is illustrated in Figure 16; however, the design of clamp circuitry must be done on an application by application basis. Care must be taken to ensure the clamp actually protects the design. Components used in the clamp design must be able to withstand the short circuit condition indefinitely while protecting the IC.




Figure 16. Short Circuit Protection Circuit for High Voltage Application

Stability Considerations

The output or compensation capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability.

The capacitor value and type is based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution. However, when the circuit operates at low temperatures, both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers' data sheet provides this information.

A 22 μF tantalum capacitor will work for most applications, but with high current regulators such as the NCP1086 series the transient response and stability improve with higher values of capacitance. The majority of applications for this regulator involve large changes in load current, so the output capacitor must supply the instantaneous load current. The ESR of the output capacitor causes an immediate drop in output voltage given by:

$$\Delta V = \Delta I \times ESR$$

For microprocessor applications it is customary to use an output capacitor network consisting of several tantalum and ceramic capacitors in parallel. This reduces the overall ESR and reduces the instantaneous output voltage drop under load transient conditions. The output capacitor network should be as close as possible to the load for the best results.

Protection Diodes

When large external capacitors are used with a linear regulator it is sometimes necessary to add protection diodes. If the input voltage of the regulator gets shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage and the rate at which V_{IN} drops. In the NCP1086 series linear regulator, the discharge path is through a large junction and protection diodes are not usually needed. If the regulator is used with large values of output capacitance and the input voltage is instantaneously shorted to ground, damage can occur. In this case, a diode connected as shown in Figure 17 or Figure 18 is recommended.




Figure 17. Protection Diode Scheme for Large Output Capacitors (Adjustable Output)




Figure 18. Protection Diode Scheme for Large Output Capacitors (3.3 V Fixed Output)

Output Voltage Sensing

Since the NCP1086 is a three terminal regulator, it is not possible to provide true remote load sensing. Load regulation is limited by the resistance of the conductors connecting the regulator to the load.

For best results the fixed output regulator should be connected as shown in Figure 19.




Figure 19. Conductor Parasitic Resistance Effects Can Be Minimized with the Above Grounding Scheme for Fixed Output Regulators

For the adjustable regulator, the best load regulation occurs when R1 is connected directly to the output pin of the regulator as shown in Figure 20. If R1 is connected to the load, R_C is multiplied by the divider ratio and the effective resistance between the regulator and the load becomes

$$R_C \times \left(\frac{R1 + R2}{R1}\right)$$

where R_C = conductor parasitic resistance.




Figure 20. Grounding Scheme for the Adjustable Output Regulator to Minimize Parasitic Resistance Effects

Calculating Power Dissipation and Heatsink Requirements

The NCP1086 linear regulator includes thermal shutdown and current limit circuitry to protect the device. High power regulators such as these usually operate at high junction temperatures so it is important to calculate the power dissipation and junction temperatures accurately to ensure that an adequate heatsink is used.

The case is connected to V_{OUT}, and electrical isolation may be required for some applications. Thermal compound should always be used with high current regulators such as these.

The thermal characteristics of an IC depend on the following four factors:

1. Maximum Ambient Temperature T_A (°C)
2. Power dissipation P_D (W)
3. Maximum junction temperature T_J (°C)
4. Thermal resistance junction to ambient $R_{\theta JA}$ (°C/W)

These four are related by the equation

$$T_J = T_A + P_D \times R_{\Theta JA} \quad \text{(eq. 1)}$$

The maximum ambient temperature and the power dissipation are determined by the design while the maximum junction temperature and the thermal resistance depend on the manufacturer and the package type.

The maximum power dissipation for a regulator is:

$$P_{D(max)} = \{V_{IN(max)} - V_{OUT(min)}\}I_{OUT(max)} + V_{IN(max)}I_Q \quad \text{(eq. 2)}$$

where:

$V_{IN(max)}$ is the maximum input voltage,

$V_{OUT(min)}$ is the minimum output voltage,

$I_{OUT(max)}$ is the maximum output current, for the application

I_Q is the maximum quiescent current at $I_{OUT(max)}$.

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment has a thermal resistance. Like series electrical resistances, these resistances are summed to determine $R_{\theta JA}$, the total thermal resistance between the junction and the surrounding air.

1. Thermal Resistance of the junction to case, $R_{\theta JC}$ (°C/W)
2. Thermal Resistance of the case to Heatsink, $R_{\theta CS}$ (°C/W)
3. Thermal Resistance of the Heatsink to the ambient air, $R_{\theta SA}$ (°C/W)

These are connected by the equation:

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA} \quad \text{(eq. 3)}$$

The value for $R_{\theta JA}$ is calculated using Equation 3 and the result can be substituted in Equation 1.

The value for $R_{\theta JC}$ is 3.5°C/W. For a high current regulator such as the NCP1086 the majority of the heat is generated in the power transistor section. The value for $R_{\theta SA}$ depends on the heatsink type, while $R_{\theta CS}$ depends on factors such as package type, heatsink interface (is an insulator and thermal grease used?), and the contact area between the heatsink and the package. Once these calculations are complete, the maximum permissible value of $R_{\theta JA}$ can be calculated and the proper heatsink selected. For further discussion on heatsink selection, see application note “Thermal Management,” document number AND8036/D via our website at www.onsemi.com.

ORDERING INFORMATION


Device	Type	Package	Shipping†
NCP1086T−ADJ	Adjustable	TO−220−3	50 Units/Rail
NCP1086D2T−ADJ	Adjustable	D^2PAK−3	50 Units/Rail
NCP1086D2T−ADJR4	Adjustable	D^2PAK−3	750 Tape & Reel
NCP1086D2T−ADJR4G	Adjustable	D^2PAK−3 (Pb−Free)	750 Tape & Reel
NCP1086ST−ADJT3	Adjustable	SOT−223	2500 Tape & Reel
NCP1086T−33	3.3 V	TO−220−3	50 Units/Rail
NCP1086D2T−33	3.3 V	D^2PAK−3	50 Units/Rail
NCP1086D2T−33R4	3.3 V	D^2PAK−3	750 Tape & Reel
NCP1086D2T−33R4G	3.3 V	D^2PAK−3 (Pb−Free)	750 Tape & Reel
NCP1086ST−33T3	3.3 V	SOT−223	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MARKING DIAGRAMS

Adjustable Output


TO−220−3
T SUFFIX
CASE 221A



D²PAK−3
D2T SUFFIX
CASE 418AB




SOT−223
ST SUFFIX
CASE 318E




3.3 V Fixed Output


TO−220−3
T SUFFIX
CASE 221A



D²PAK−3
D2T SUFFIX
CASE 418AB




SOT−223
ST SUFFIX
CASE 318E



A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week

PACKAGE DIMENSIONS

TO−220−3
T SUFFIX
CASE 221A−08
ISSUE AA




NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.560	0.625	14.23	15.87
B	0.380	0.420	9.66	10.66
C	0.140	0.190	3.56	4.82
D	0.025	0.035	0.64	0.89
F	0.139	0.155	3.53	3.93
G	0.100 BSC		2.54 BSC	
H	---	0.280	---	7.11
J	0.012	0.045	0.31	1.14
K	0.500	0.580	12.70	14.73
L	0.045	0.060	1.15	1.52
N	0.200 BSC		5.08 BSC	
Q	0.100	0.135	2.54	3.42
R	0.080	0.115	2.04	2.92
S	0.020	0.055	0.51	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---

PACKAGE DIMENSIONS

D²PAK−3
CASE 418AB−01
ISSUE O




NOTES:
1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. PACKAGE OUTLINE EXCLUSIVE OF MOLD FLASH AND METAL BURRS.
4. PACKAGE OUTLINE INCLUSIVE OF PLATING THICKNESS.
5. FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A AND LEAD SURFACE.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.396	0.406	10.05	10.31
B	0.330	0.340	8.38	8.64
C	0.170	0.180	4.31	4.57
D	0.026	0.036	0.66	0.91
E	0.045	0.055	1.14	1.40
G	0.100 REF		2.54 REF	
H	0.580	0.620	14.73	15.75
K	0.055	0.066	1.40	1.68
L	0.000	0.010	0.00	0.25
M	0.098	0.108	2.49	2.74
N	0.017	0.023	0.43	0.58
P	0.090	0.110	2.29	2.79
R	0°	8°	0°	8°
S	0.095	0.105	2.41	2.67
U	0.30 REF		7.62 REF	
V	0.305 REF		7.75 REF	
W	0.010		0.25	

PACKAGE DIMENSIONS


SOT−223
ST SUFFIX
CASE 318E−04
ISSUE K



NOTES:
6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
7. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.249	0.263	6.30	6.70
B	0.130	0.145	3.30	3.70
C	0.060	0.068	1.50	1.75
D	0.024	0.035	0.60	0.89
F	0.115	0.126	2.90	3.20
G	0.087	0.094	2.20	2.40
H	0.0008	0.0040	0.020	0.100
J	0.009	0.014	0.24	0.35
K	0.060	0.078	1.50	2.00
L	0.033	0.041	0.85	1.05
M	0 °	10 °	0 °	10 °
S	0.264	0.287	6.70	7.30

SOLDERING FOOTPRINT



PACKAGE THERMAL DATA

Parameter		TO−220−3	D^2PAK−3	SOT−223	Unit
$R_{\theta JC}$	Typical	3.5	3.5	15	°C/W
$R_{\theta JA}$	Typical	50	10−50*	156	°C/W

* Depending on thermal properties of substrate. $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

NPC1086/D