



MSP430F532x Mixed-Signal Microcontrollers

1 Device Overview

1.1 Features

- Low Supply Voltage Range:
3.6 V Down to 1.8 V
- Ultra-Low Power Consumption
 - Active Mode (AM):
All System Clocks Active
290 μ A/MHz at 8 MHz, 3 V, Flash Program Execution (Typical)
150 μ A/MHz at 8 MHz, 3 V, RAM Program Execution (Typical)
 - Standby Mode (LPM3):
Real-Time Clock (RTC) With Crystal, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wakeup:
1.9 μ A at 2.2 V, 2.1 μ A at 3 V (Typical)
Low-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wakeup:
1.4 μ A at 3 V (Typical)
 - Off Mode (LPM4):
Full RAM Retention, Supply Supervisor Operational, Fast Wakeup:
1.1 μ A at 3 V (Typical)
 - Shutdown Mode (LPM4.5):
0.18 μ A at 3 V (Typical)
- Wake up From Standby Mode in 3.5 μ s (Typical)
- 16-Bit RISC Architecture, Extended Memory, up to 25-MHz System Clock
- Flexible Power-Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
 - FLL Control Loop for Frequency Stabilization
 - Low-Power Low-Frequency Internal Clock Source (VLO)
- Low-Frequency Trimmed Internal Reference Source (REFO)
- 32-kHz Watch Crystals (XT1)
- High-Frequency Crystals up to 32 MHz (XT2)
- 16-Bit Timer TA0, Timer_A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TA2, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer_B With Seven Capture/Compare Shadow Registers
- Two Universal Serial Communication Interfaces (USCIs)
 - USCIA0 and USCIA1 Each Support:
 - Enhanced UART Supports Automatic Baud-Rate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - USCIB0 and USCIB1 Each Support:
 - I²C
 - Synchronous SPI
- Integrated 3.3-V Power System
- 12-Bit Analog-to-Digital Converter (ADC) With Internal Reference, Sample-and-Hold, and Autoscan Feature
- Comparator
- Hardware Multiplier Supports 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- 3-Channel Internal DMA
- Basic Timer With RTC Feature
- [Device Comparison](#) Summarizes the Available Family Members

1.2 Applications

- Analog and Digital Sensor Systems
- Data Loggers
- General-Purpose Applications

1.3 Description

The TI MSP430™ family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the devices to wake up from low-power modes to active mode in 3.5 μ s (typical).



The MSP430F5329, MSP430F5327, and MSP430F5325 are microcontroller configurations with an integrated 3.3-V LDO, four 16-bit timers, a high-performance 12-bit ADC, two USCIs, a hardware multiplier, DMA, an RTC module with alarm capabilities, and 63 I/O pins.

The MSP430F5328, MSP430F5326, and MSP430F5324 include all of these peripherals but have 47 I/O pins.

Typical applications include analog and digital sensor systems, data loggers, and various general-purpose applications.

For complete module descriptions, see the [MSP430F5xx and MSP430F6xx Family User's Guide](#).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE ⁽²⁾
MSP430F5329IPN	LQFP (80)	12 mm × 12 mm
MSP430F5328IZQE	MicroStar Junior™ BGA (80)	5 mm × 5 mm
MSP430F5328IRGC	VQFN (64)	9 mm × 9 mm

- (1) For the most current part, package, and ordering information, see the *Package Option Addendum* in [Section 8](#), or see the TI website at www.ti.com.
- (2) The sizes shown here are approximations. For the package dimensions with tolerances, see the *Mechanical Data* in [Section 8](#).

1.4 Functional Block Diagrams

Figure 1-1 shows the functional block diagram for the F5329, F5327, and F5325 devices in the PN package.




Figure 1-1. Functional Block Diagram – MSP430F5329IPN, MSP430F5327IPN, MSP430F5325IPN

Figure 1-2 shows the functional block diagram for the F5328, F5326, and F5324 devices in the ZQE or RGC package.




Figure 1-2. Functional Block Diagram – MSP430F5328IRGC, MSP430F5326IRGC, MSP430F5324IRGC, MSP430F5328IZQE, MSP430F5326IZQE, MSP430F5324IZQE

Table of Contents

1	Device Overview	1	5.23	PMM, SVM High Side	30
1.1	Features	1	5.24	PMM, SVS Low Side	30
1.2	Applications	1	5.25	PMM, SVM Low Side	30
1.3	Description	1	5.26	Wake-up Times From Low-Power Modes and Reset	31
1.4	Functional Block Diagrams	3	5.27	Timer_A	31
2	Revision History	6	5.28	Timer_B	31
3	Device Comparison	8	5.29	USCI (UART Mode) Clock Frequency	32
3.1	Related Products	8	5.30	USCI (UART Mode)	32
4	Terminal Configuration and Functions	9	5.31	USCI (SPI Master Mode) Clock Frequency	32
4.1	Pin Diagrams	9	5.32	USCI (SPI Master Mode)	32
4.2	Signal Descriptions	12	5.33	USCI (SPI Slave Mode)	34
5	Specifications	18	5.34	USCI (I ² C Mode)	36
5.1	Absolute Maximum Ratings	18	5.35	12-Bit ADC, Power Supply and Input Range Conditions	37
5.2	ESD Ratings	18	5.36	12-Bit ADC, Timing Parameters	37
5.3	Recommended Operating Conditions	18	5.37	12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage	38
5.4	Active Mode Supply Current Into V _{CC} Excluding External Current	19	5.38	12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage	38
5.5	Low-Power Mode Supply Currents (Into V _{CC}) Excluding External Current	20	5.39	12-Bit ADC, Temperature Sensor and Built-In V _{MID}	39
5.6	Thermal Resistance Characteristics	21	5.40	REF, External Reference	40
5.7	Schmitt-Trigger Inputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, RST/NMI)	21	5.41	REF, Built-In Reference	41
5.8	Inputs – Ports P1 and P2 (P1.0 to P1.7, P2.0 to P2.7)	21	5.42	Comparator B	42
5.9	Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, RST/NMI)	21	5.43	Ports PU.0 and PU.1	42
5.10	Outputs – General-Purpose I/O (Full Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)	22	5.44	LDO-PWR (LDO Power System)	44
5.11	Outputs – General-Purpose I/O (Reduced Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)	22	5.45	Flash Memory	45
5.12	Output Frequency – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)	22	5.46	JTAG and Spy-Bi-Wire Interface	45
5.13	Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)	23	6	Detailed Description	46
5.14	Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)	24	6.1	CPU (Link to User's Guide)	46
5.15	Crystal Oscillator, XT1, Low-Frequency Mode	25	6.2	Operating Modes	47
5.16	Crystal Oscillator, XT2	26	6.3	Interrupt Vector Addresses	48
5.17	Internal Very-Low-Power Low-Frequency Oscillator (VLO)	27	6.4	Memory Organization	49
5.18	Internal Reference, Low-Frequency Oscillator (REFO)	27	6.5	Bootloader (BSL)	50
5.19	DCO Frequency	28	6.6	JTAG Operation	50
5.20	PMM, Brownout Reset (BOR)	29	6.7	Flash Memory (Link to User's Guide)	51
5.21	PMM, Core Voltage	29	6.8	RAM (Link to User's Guide)	51
5.22	PMM, SVS High Side	29	6.9	Peripherals	51
			6.10	Input/Output Diagrams	74
			6.11	Device Descriptors	96
			7	Device and Documentation Support	99
			7.1	Getting Started and Next Steps	99
			7.2	Device Nomenclature	99
			7.3	Tools and Software	101
			7.4	Documentation Support	104
			7.5	Related Links	105
			7.6	Community Resources	106
			7.7	Trademarks	106
			7.8	Electrostatic Discharge Caution	106
			7.9	Export Control Notice	106
			7.10	Glossary	106
			8	Mechanical, Packaging, and Orderable	

Information	107
--------------------------	----------------------------

2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from revision E to revision F

Changes from September 26, 2018 to September 23, 2019	Page
- Added the note "TI recommends connecting the exposed thermal pad to V_{SS}" to Figure 4-2, 64-Pin RGC Package (Top View) – MSP430F5328IRGC, MSP430F5326IRGC, MSP430F5324IRGC 10 - Added a row for the QFN thermal pad to Table 4-1, Signal Descriptions 17	

Changes from revision D to revision E

Changes from February 27, 2013 to September 25, 2018	Page
- Changes throughout to document structure and organization, including addition of section numbering 1 - Added Section 1.2, Applications 1 - Added <i>Device Information</i> table 2 - Added Section 1.4 and moved all functional block diagrams to it..... 3 - Added Section 3.1, Related Products 8 - Added signal names to the ZQE pinout 11 - Added "Port U is supplied by the LDOO rail" to the PU.0 and PU.1 descriptions in Table 4-1, Signal Descriptions . 15 - Added note to RST/NMI/SBWTDIO pin 16 - Added typical conditions statements at the beginning of Section 5, Specifications 18 - Added Section 5, Specifications, and moved all electrical specifications to it 18 - Added Section 5.2, ESD Ratings..... 18 - Added note to $C_{V_{CORE}}$..... 18 - Moved Section 5.6, Thermal Resistance Characteristics 21 - Added note to R_{PULL} 21 - Changed the TYP value of the $C_{L_{eff}}$ parameter with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in Section 5.15, Crystal Oscillator, XT1, Low-Frequency Mode..... 25 - Changed the MIN value of the $V_{(DVCC_BOR_hys)}$ parameter from 60 mV to 50 mV in Section 5.20, PMM, Brownout Reset (BOR) 29 - Updated notes (1) and (2) and added note (3) in Section 5.26, Wake-up Times From Low-Power Modes and Reset 31 - Removed ADC12DIV from the formula for the TYP value in the second row of the $t_{CONVERT}$ parameter in Section 5.36, 12-Bit ADC, Timing Parameters, because ADC12CLK is after division 37 - For the t_{EN_CMP} parameter in Section 5.42, Comparator_B: Changed the Test Condition of the first row from "CBPWRMD = 00, 01, 10" to "CBPWRMD = 00, 01"; Added a second row with Test Conditions of "CBPWRMD = 10" and MAX value of 100 μs 42 - Changed all instances of "bootstrap loader" to "bootloader" throughout document..... 50 - Corrected spelling of NMIFG in Table 6-8, System Module Interrupt Vector Registers..... 55 - Changed Table 6-56, Port PU.0, PU.1 Functions..... 93 - Added Section 7, Device and Documentation Support, and moved Device Nomenclature, ESD Caution, and Trademarks sections to it 99 - Replaced former Tools Support section with Section 7.3, Tools and Software 101 - Added Section 8, Mechanical, Packaging, and Orderable Information 107	

Changes from initial release to revision D

REVISION	DESCRIPTION
SLAS678D February 2013	Table 4-1, Changed ACLK description (added dividers up to 32) Table 6-6, Corrected typo in PM_ANALOG note Table 6-8, Changed SYSRSTIV interrupt event at 1Ch to Reserved Section 6.9.1, Changed description of the number of I/Os in each port for the different package options Section 5.3, Added test conditions for typical characteristics Section 5.3, Added note regarding interaction between minimum VCC and SVS Section 5.19, Added note (1) Section 5.37, Changed note regarding decoupling capacitors on VREF+ and VREF- pins Section 5.39, Changed $t_{\text{SENSOR(sample)}}$ MIN value to 100 μs, Changed note (2) Section 5.45, Changed values of I_{ERASE} and I_{MERASE} Table 6-45, Table 6-46, Corrected notes regarding USCI CLK functions taking precedence over USCI STE functions
SLAS678C November 2011	Added Section 6.11
SLAS678B October 2011	Production Data release
SLAS678A August 2011	Updated Product Preview release
SLAS678 August 2010	Product Preview release

3 Device Comparison

Table 3-1 summarizes the available family members.

Table 3-1. Device Comparison⁽¹⁾⁽²⁾

DEVICE	FLASH (KB)	SRAM (KB)	Timer_A ⁽³⁾	Timer_B ⁽⁴⁾	USCI		ADC12_A (Ch)	Comp_B (Ch)	I/O	PACKAGE
					CHANNEL A: UART, IrDA, SPI	CHANNEL B: SPI, I ² C				
MSP430F5329	128	10	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5328	128	10	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 80 ZQE
MSP430F5327	96	8	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5326	96	8	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 80 ZQE
MSP430F5325	64	6	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5324	64	6	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 80 ZQE

- (1) For the most current package and ordering information, see the *Package Option Addendum* in [Section 8](#), or see the TI website at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.
- (3) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
- (4) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

3.1 Related Products

For information about other devices in this family of products or related products, see the following links.

Products for TI microcontrollers

TI's low-power and high-performance MCUs, with wired and wireless connectivity options, are optimized for a broad range of applications.

Products for MSP430 ultra-low-power microcontrollers

One platform. One ecosystem. Endless possibilities.

Companion products for MSP430F5329

Review products that are frequently purchased or used in conjunction with this product.

Reference designs

Find reference designs leveraging the best in TI technology – from analog and power management to embedded processors.

4 Terminal Configuration and Functions

4.1 Pin Diagrams

Figure 4-1 shows the pinout for the F5329, F5327, and F5325 devices in the 80-pin PN package.





Figure 4-1. 80-Pin PN Package (Top View) – MSP430F5329IPN, MSP430F5327IPN, MSP430F5325IPN

Figure 4-2 shows the pinout for the F5328, F5326, and F5324 devices in the 64-pin RGC package.



NOTE: TI recommends connecting the exposed thermal pad to V_{SS}.

Figure 4-2. 64-Pin RGC Package (Top View) – MSP430F5328IRGC, MSP430F5326IRGC, MSP430F5324IRGC

Figure 4-3 shows the pinout for the F5328, F5326, and F5324 devices in the 80-pin ZQE package. This figure shows the default signal name for each pin; see Table 4-1 for additional signals.

P6.0 (A1)	RST (A2)	PJ.2 (A3)	TEST (A4)	AVSS2 (A5)	LDOO (A6)	LDOI (A7)	PU.1 (A8)	PU.0 (A9)
P6.2 (B1)	P6.1 (B2)	PJ.3 (B3)	P5.3 (B4)	P5.2 (B5)	NC (B6)	NC (B7)	VSSU (B8)	VSSU (B9)
P6.4 (C1)	P6.3 (C2)		PJ.1 (C4)	PJ.0 (C5)	Reserved (C6)	P4.7 (C7)	P4.6 (C8)	P4.5 (C9)
P6.6 (D1)	P6.5 (D2)	P6.7 (D3)	Reserved (D4)	Reserved (D5)	Reserved (D6)	P4.4 (D7)	P4.3 (D8)	P4.2 (D9)
P5.0 (E1)	P5.1 (E2)	Reserved (E3)	Reserved (E4)	Reserved (E5)	Reserved (E6)	P4.1 (E7)	P4.0 (E8)	DVCC2 (E9)
P5.4 (F1)	AVCC1 (F2)	Reserved (F3)	Reserved (F4)	Reserved (F5)	Reserved (F6)	Reserved (F7)	Reserved (F8)	DVSS2 (F9)
P5.5 (G1)	AVSS1 (G2)	Reserved (G3)	P1.3 (G4)	P1.6 (G5)	P2.1 (G6)	P3.4 (G7)	P3.2 (G8)	P3.3 (G9)
DVCC1 (H1)	P1.0 (H2)	P1.1 (H3)	P1.4 (H4)	P1.7 (H5)	P2.3 (H6)	P2.7 (H7)	P3.0 (H8)	P3.1 (H9)
DVSS1 (J1)	VCORE (J2)	P1.2 (J3)	P1.5 (J4)	P2.0 (J5)	P2.2 (J6)	P2.4 (J7)	P2.5 (J8)	P2.6 (J9)

Figure 4-3. 80-Pin ZQE Package (Top View) – MSP430F5328IZQE, MSP430F5326IZQE, MSP430F5324IZQE

4.2 Signal Descriptions

Table 4-1 describes the signals for all device variants and package options.

Table 4-1. Signal Descriptions

TERMINAL				I/O ⁽¹⁾	DESCRIPTION
NAME	NO.				
	PN	RGC	ZQE		
P6.4/CB4/A4	1	5	C1	I/O	General-purpose digital I/O Comparator_B input CB4 Analog input A4 for ADC
P6.5/CB5/A5	2	6	D2	I/O	General-purpose digital I/O Comparator_B input CB5 Analog input A5 for ADC
P6.6/CB6/A6	3	7	D1	I/O	General-purpose digital I/O Comparator_B input CB6 Analog input A6 for ADC
P6.7/CB7/A7	4	8	D3	I/O	General-purpose digital I/O Comparator_B input CB7 Analog input A7 for ADC
P7.0/CB8/A12	5	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) Comparator_B input CB8 (not available on F5328, F5326, F5324 devices) Analog input A12 for ADC (not available on F5328, F5326, F5324 devices)
P7.1/CB9/A13	6	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) Comparator_B input CB9 (not available on F5328, F5326, F5324 devices) Analog input A13 for ADC (not available on F5328, F5326, F5324 devices)
P7.2/CB10/A14	7	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) Comparator_B input CB10 (not available on F5328, F5326, F5324 devices) Analog input A14 for ADC (not available on F5328, F5326, F5324 devices)
P7.3/CB11/A15	8	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) Comparator_B input CB11 (not available on F5328, F5326, F5324 devices) Analog input A15 for ADC (not available on F5328, F5326, F5324 devices)
P5.0/A8/VREF+/VeREF+	9	9	E1	I/O	General-purpose digital I/O Analog input A8 for ADC Output of reference voltage to the ADC Input for an external reference voltage to the ADC
P5.1/A9/VREF-/VeREF-	10	10	E2	I/O	General-purpose digital I/O Analog input A9 for ADC Negative terminal for the ADC reference voltage for both sources, the internal reference voltage, or an external applied reference voltage
AVCC1	11	11	F2		Analog power supply
P5.4/XIN	12	12	F1	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT1
P5.5/XOUT	13	13	G1	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT1

(1) I = input, O = output, N/A = not available

Table 4-1. Signal Descriptions (continued)

TERMINAL				I/O ⁽¹⁾	DESCRIPTION
NAME	NO.				
	PN	RGC	ZQE		
AVSS1	14	14	G2		Analog ground supply
P8.0	15	N/A	N/A	I/O	General-purpose digital I/O
P8.1	16	N/A	N/A	I/O	General-purpose digital I/O
P8.2	17	N/A	N/A	I/O	General-purpose digital I/O
DVCC1	18	15	H1		Digital power supply
DVSS1	19	16	J1		Digital ground supply
VCORE ⁽²⁾	20	17	J2		Regulated core power supply output (internal use only, no external current loading)
P1.0/TA0CLK/ACLK	21	18	H2	I/O	General-purpose digital I/O with port interrupt TA0 clock signal TA0CLK input ACLK output (divided by 1, 2, 4, 8, 16, or 32)
P1.1/TA0.0	22	19	H3	I/O	General-purpose digital I/O with port interrupt TA0 CCR0 capture: CCI0A input, compare: Out0 output BSL transmit output
P1.2/TA0.1	23	20	J3	I/O	General-purpose digital I/O with port interrupt TA0 CCR1 capture: CCI1A input, compare: Out1 output BSL receive input
P1.3/TA0.2	24	21	G4	I/O	General-purpose digital I/O with port interrupt TA0 CCR2 capture: CCI2A input, compare: Out2 output
P1.4/TA0.3	25	22	H4	I/O	General-purpose digital I/O with port interrupt TA0 CCR3 capture: CCI3A input compare: Out3 output
P1.5/TA0.4	26	23	J4	I/O	General-purpose digital I/O with port interrupt TA0 CCR4 capture: CCI4A input, compare: Out4 output
P1.6/TA1CLK/CBOUT	27	24	G5	I/O	General-purpose digital I/O with port interrupt TA1 clock signal TA1CLK input Comparator_B output
P1.7/TA1.0	28	25	H5	I/O	General-purpose digital I/O with port interrupt TA1 CCR0 capture: CCI0A input, compare: Out0 output
P2.0/TA1.1	29	26	J5	I/O	General-purpose digital I/O with port interrupt TA1 CCR1 capture: CCI1A input, compare: Out1 output
P2.1/TA1.2	30	27	G6	I/O	General-purpose digital I/O with port interrupt TA1 CCR2 capture: CCI2A input, compare: Out2 output
P2.2/TA2CLK/SMCLK	31	28	J6	I/O	General-purpose digital I/O with port interrupt TA2 clock signal TA2CLK input ; SMCLK output
P2.3/TA2.0	32	29	H6	I/O	General-purpose digital I/O with port interrupt TA2 CCR0 capture: CCI0A input, compare: Out0 output
P2.4/TA2.1	33	30	J7	I/O	General-purpose digital I/O with port interrupt TA2 CCR1 capture: CCI1A input, compare: Out1 output
P2.5/TA2.2	34	31	J8	I/O	General-purpose digital I/O with port interrupt TA2 CCR2 capture: CCI2A input, compare: Out2 output

(2) VCore is for internal use only. No external current loading is possible. VCore should be connected only to the recommended capacitor value, C_{VCore}.

Table 4-1. Signal Descriptions (continued)

TERMINAL				I/O ⁽¹⁾	DESCRIPTION
NAME	NO.				
	PN	RGC	ZQE		
P2.6/RTCCLK/DMAE0	35	32	J9	I/O	General-purpose digital I/O with port interrupt RTC clock output for calibration DMA external trigger input
P2.7/UCB0STE/ UCA0CLK	36	33	H7	I/O	General-purpose digital I/O with port interrupt Slave transmit enable – USCI_B0 SPI mode Clock signal input – USCI_A0 SPI slave mode Clock signal output – USCI_A0 SPI master mode
P3.0/UCB0SIMO/ UCB0SDA	37	34	H8	I/O	General-purpose digital I/O Slave in, master out – USCI_B0 SPI mode I ² C data – USCI_B0 I ² C mode
P3.1/UCB0SOMI/ UCB0SCL	38	35	H9	I/O	General-purpose digital I/O Slave out, master in – USCI_B0 SPI mode I ² C clock – USCI_B0 I ² C mode
P3.2/UCB0CLK/ UCA0STE	39	36	G8	I/O	General-purpose digital I/O Clock signal input – USCI_B0 SPI slave mode Clock signal output – USCI_B0 SPI master mode Slave transmit enable – USCI_A0 SPI mode
P3.3/UCA0TXD/ UCA0SIMO	40	37	G9	I/O	General-purpose digital I/O Transmit data – USCI_A0 UART mode Slave in, master out – USCI_A0 SPI mode
P3.4/UCA0RXD/ UCA0SOMI	41	38	G7	I/O	General-purpose digital I/O Receive data – USCI_A0 UART mode Slave out, master in – USCI_A0 SPI mode
P3.5/TB0.5	42	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) TB0 CCR5 capture: CCI5A input, compare: Out5 output
P3.6/TB0.6	43	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) TB0 CCR6 capture: CCI6A input, compare: Out6 output
P3.7/TB0OUTH/ SVMOUT	44	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) Switch all PWM outputs high-impedance input – TB0 (not available on F5328, F5326, F5324 devices) SVM output (not available on F5328, F5326, F5324 devices)
P4.0/PM_UCB1STE/ PM_UCA1CLK	45	41	E8	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave transmit enable – USCI_B1 SPI mode Default mapping: Clock signal input – USCI_A1 SPI slave mode Default mapping: Clock signal output – USCI_A1 SPI master mode
P4.1/PM_UCB1SIMO/ PM_UCB1SDA	46	42	E7	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave in, master out – USCI_B1 SPI mode Default mapping: I ² C data – USCI_B1 I ² C mode

Table 4-1. Signal Descriptions (continued)

TERMINAL				I/O ⁽¹⁾	DESCRIPTION
NAME	NO.				
	PN	RGC	ZQE		
P4.2/PM_UCB1SOMI/ PM_UCB1SCL	47	43	D9	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_B1 SPI mode Default mapping: I ² C clock – USCI_B1 I ² C mode
P4.3/PM_UCB1CLK/ PM_UCA1STE	48	44	D8	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Clock signal output – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_A1 SPI mode
DVSS2	49	39	F9		Digital ground supply
DVCC2	50	40	E9		Digital power supply
P4.4/PM_UCA1TXD/ PM_UCA1SIMO	51	45	D7	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode
P4.5/PM_UCA1RXD/ PM_UCA1SOMI	52	46	C9	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode
P4.6/PM_NONE	53	47	C8	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.
P4.7/PM_NONE	54	48	C7	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.
P5.6/TB0.0	55	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) TB0 CCR0 capture: CCI0A input, compare: Out0 output (not available on F5328, F5326, F5324 devices)
P5.7/TB0.1	56	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) TB0 CCR1 capture: CCI1A input, compare: Out1 output (not available on F5328, F5326, F5324 devices)
P7.4/TB0.2	57	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) TB0 CCR2 capture: CCI2A input, compare: Out2 output (not available on F5328, F5326, F5324 devices)
P7.5/TB0.3	58	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) TB0 CCR3 capture: CCI3A input, compare: Out3 output (not available on F5328, F5326, F5324 devices)
P7.6/TB0.4	59	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) TB0 CCR4 capture: CCI4A input, compare: Out4 output (not available on F5328, F5326, F5324 devices)
P7.7/TB0CLK/MCLK	60	N/A	N/A	I/O	General-purpose digital I/O (not available on F5328, F5326, F5324 devices) TB0 clock signal TBCLK input (not available on F5328, F5326, F5324 devices) MCLK output (not available on F5328, F5326, F5324 devices)
VSSU	61	49	B8, B9		Port U ground supply
PU.0	62	50	A9	I/O	General-purpose digital I/O, controlled by PU control register, Port U is supplied by the LDOO rail

Table 4-1. Signal Descriptions (continued)

TERMINAL				I/O ⁽¹⁾	DESCRIPTION
NAME	NO.				
	PN	RGC	ZQE		
NC	63	51	B7	I/O	No connect
PU.1	64	52	A8	I/O	General-purpose digital I/O, controlled by PU control register, Port U is supplied by the LDOO rail
LDOI	65	53	A7		LDO input
LDOO	66	54	A6		LDO output
NC	67	55	B6		No connect
AVSS2	68	56	A5		Analog ground supply
P5.2/XT2IN	69	57	B5	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT2
P5.3/XT2OUT	70	58	B4	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT2
TEST/SBWTCK ⁽³⁾	71	59	A4	I	Test mode pin – Selects four wire JTAG operation. Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated
PJ.0/TDO ⁽⁴⁾	72	60	C5	I/O	General-purpose digital I/O JTAG test data output port
PJ.1/TDI/TCLK ⁽⁴⁾	73	61	C4	I/O	General-purpose digital I/O JTAG test data input or test clock input
PJ.2/TMS ⁽⁴⁾	74	62	A3	I/O	General-purpose digital I/O JTAG test mode select
PJ.3/TCK ⁽⁴⁾	75	63	B3	I/O	General-purpose digital I/O JTAG test clock
$\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}^{(3)}$	76	64	A2	I/O	Reset input active low ⁽⁵⁾ Nonmaskable interrupt input Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated.
P6.0/CB0/A0	77	1	A1	I/O	General-purpose digital I/O Comparator_B input CB0 Analog input A0 for ADC
P6.1/CB1/A1	78	2	B2	I/O	General-purpose digital I/O Comparator_B input CB1 Analog input A1 for ADC
P6.2/CB2/A2	79	3	B1	I/O	General-purpose digital I/O Comparator_B input CB2 Analog input A2 for ADC
P6.3/CB3/A3	80	4	C2	I/O	General-purpose digital I/O Comparator_B input CB3 Analog input A3 for ADC

(3) See [Section 6.5](#) and [Section 6.6](#) for use with BSL and JTAG functions, respectively.

(4) See [Section 6.6](#) for use with JTAG function.

(5) When this pin is configured as reset, the internal pullup resistor is enabled by default.

Table 4-1. Signal Descriptions (continued)

TERMINAL				I/O ⁽¹⁾	DESCRIPTION
NAME	NO.				
	PN	RGC	ZQE		
Reserved	N/A	N/A	C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3		Reserved. Connect to ground.
Thermal pad	—	Pad	—		The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance. TI recommends connection to V _{SS} .

5 Specifications

All graphs in this section are for typical conditions, unless otherwise noted.

Typical (TYP) values are specified at $V_{CC} = 3.3\text{ V}$ and $T_A = 25^\circ\text{C}$, unless otherwise noted.

5.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Voltage applied at V_{CC} to V_{SS}	−0.3	4.1	V
Voltage applied to any pin (excluding V _{CORE} , LDO1) ⁽²⁾	−0.3	$V_{CC} + 0.3$	V
Diode current at any device pin		±2	mA
Storage temperature, T_{stg} ⁽³⁾	−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS} . V_{CORE} is for internal device use only. No external DC loading or voltage should be applied.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

5.2 ESD Ratings


		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±250 V may actually have higher performance.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage during program execution and flash programming ($AVCCx = DVCCx = V_{CC}$) ⁽¹⁾⁽²⁾	PMMCOREVx = 0	1.8	3.6	V
		PMMCOREVx = 0, 1	2.0	3.6	
		PMMCOREVx = 0, 1, 2	2.2	3.6	
		PMMCOREVx = 0, 1, 2, 3	2.4	3.6	
V_{SS}	Supply voltage ($AVSSx = DVSSx = V_{SS}$)		0		V
T_A	Operating free-air temperature	−40		85	°C
T_J	Operating junction temperature	−40		85	°C
C_{VCORE}	Recommended capacitor at V _{CORE} ⁽³⁾		470		nF
C_{DVCC}/C_{VCORE}	Capacitor ratio of DVCC to V _{CORE}		10		
f_{SYSTEM}	Processor frequency (maximum MCLK frequency) ⁽⁴⁾ (see Figure 5-1)	PMMCOREVx = 0, 1.8 V ≤ V_{CC} ≤ 3.6 V (default condition)	0	8.0	MHz
		PMMCOREVx = 1, 2.0 V ≤ V_{CC} ≤ 3.6 V	0	12.0	
		PMMCOREVx = 2, 2.2 V ≤ V_{CC} ≤ 3.6 V	0	20.0	
		PMMCOREVx = 3, 2.4 V ≤ V_{CC} ≤ 3.6 V	0	25.0	

- (1) TI recommends powering AVCC and DVCC from the same source. A maximum difference of 0.3 V between AVCC and DVCC can be tolerated during power up and operation.
- (2) The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the threshold parameters in [Section 5.22](#) for the exact values and further details.
- (3) A capacitor tolerance of ±20% or better is required.
- (4) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.



NOTE: The numbers within the fields denote the supported PMMCOREVx settings.

Figure 5-1. Maximum System Frequency

5.4 Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)⁽¹⁾ ⁽²⁾ ⁽³⁾

PARAMETER	EXECUTION MEMORY	V _{CC}	PMMCOREVx	FREQUENCY (f _{DCO} = f _{MCLK} = f _{SMCLK})										UNIT
				1 MHz		8 MHz		12 MHz		20 MHz		25 MHz		
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
I _{AM, Flash}	Flash	3 V	0	0.36	0.47	2.32	2.60							mA
			1	0.40		2.65		4.0	4.4					
			2	0.44		2.90		4.3		7.1	7.7			
			3	0.46		3.10		4.6		7.6		10.1	11.0	
I _{AM, RAM}	RAM	3 V	0	0.20	0.24	1.20	1.30							mA
			1	0.22		1.35		2.0	2.2					
			2	0.24		1.50		2.2		3.7	4.2			
			3	0.26		1.60		2.4		3.9		5.3	6.2	

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Characterized with program executing typical data processing. LDO disabled ($LDOEN = 0$).
 $f_{ACLK} = 32786$ Hz, $f_{DCO} = f_{MCLK} = f_{SMCLK}$ at specified frequency.
 $XTS = CPUOFF = SCG0 = SCG1 = OSCOFF = SMCLKOFF = 0$.

5.5 Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)^{(1) (2)}

PARAMETER		V _{CC}	PMMCOREVx	TEMPERATURE (T _A)								UNIT
				–40°C		25°C		60°C		85°C		
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
I _{LPM0,1MHz}	Low-power mode 0 ^{(3) (4)}	2.2 V	0	73		77	85	80		85	97	μA
		3 V	3	79		83	92	88		95	105	
I _{LPM2}	Low-power mode 2 ^{(5) (4)}	2.2 V	0	6.5		6.5	12	10		11	17	μA
		3 V	3	7.0		7.0	13	11		12	18	
I _{LPM3,XT1LF}	Low-power mode 3, crystal mode ^{(6) (4)}	2.2 V	0	1.60		1.90		2.6		5.6		μA
			1	1.65		2.00		2.7		5.9		
			2	1.75		2.15		2.9		6.1		
		3 V	0	1.8		2.1	2.9	2.8		5.8	8.3	
			1	1.9		2.3		2.9		6.1		
			2	2.0		2.4		3.0		6.3		
			3	2.0		2.5	3.9	3.1		6.4	9.3	
I _{LPM3,VLO}	Low-power mode 3, VLO mode ^{(7) (4)}	3 V	0	1.1		1.4	2.7	1.9		4.9	7.4	μA
			1	1.1		1.4		2.0		5.2		
			2	1.2		1.5		2.1		5.3		
			3	1.3		1.6	3.0	2.2		5.4	8.5	
I _{LPM4}	Low-power mode 4 ^{(8) (4)}	3 V	0	0.9		1.1	1.5	1.8		4.8	7.3	μA
			1	1.1		1.2		2.0		5.1		
			2	1.2		1.2		2.1		5.2		
			3	1.3		1.3	1.6	2.2		5.3	8.1	
I _{LPM4.5}	Low-power mode 4.5 ⁽⁹⁾	3 V		0.15		0.18	0.35	0.26		0.5	1.0	μA

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVE_x = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 1 MHz LDO disabled (LDOEN = 0).
- (4) Current for brownout, high-side supervisor (SVSH) normal mode included. Low-side supervisor (SVSL) and low-side monitor (SVM_L) disabled. High-side monitor (SVM_H) disabled. RAM retention enabled.
- (5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVE_x = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz, DCO setting = 1-MHz operation, DCO bias generator enabled.) LDO disabled (LDOEN = 0).
- (6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVE_x = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), f_{ACLK} = 32768 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz LDO disabled (LDOEN = 0).
- (7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), f_{ACLK} = f_{VLO} , f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz LDO disabled (LDOEN = 0).
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4), f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz LDO disabled (LDOEN = 0).
- (9) Internal regulator disabled. No data retention. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5), f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz

5.6 Thermal Resistance Characteristics

THERMAL METRIC			VALUE	UNIT		
RθJA	Junction-to-ambient thermal resistance, still air	Low-K board (JESD51-3)	LQFP (PN)	70	°C/W	
			VQFN (RGC)	55		
			BGA (ZQE)	84		
	High-K board (JESD51-7)	LQFP (PN)	45			
		VQFN (RGC)	25			
		BGA (ZQE)	46			
RθJC	Junction-to-case thermal resistance			LQFP (PN)	12	°C/W
				VQFN (RGC)	12	
				BGA (ZQE)	30	
RθJB	Junction-to-board thermal resistance			LQFP (PN)	22	°C/W
				VQFN (RGC)	6	
				BGA (ZQE)	20	

5.7 Schmitt-Trigger Inputs – General-Purpose I/O⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, $\overline{\text{RST}}$ /NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{IT+} Positive-going input threshold voltage		1.8 V	0.80		1.40	V
		3 V	1.50		2.10	
V_{IT-} Negative-going input threshold voltage		1.8 V	0.45		1.00	V
		3 V	0.75		1.65	
V_{hys} Input voltage hysteresis ($V_{IT+} - V_{IT-}$)		1.8 V	0.3		0.8	V
		3 V	0.4		1.0	
R_{PULL} Pullup or pulldown resistor ⁽²⁾	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	k Ω
C_I Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

(1) Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).

(2) Also applies to the $\overline{\text{RST}}$ pin when pullup or pulldown resistor is enabled.

5.8 Inputs – Ports P1 and P2⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	MAX	UNIT
$t_{(int)}$ External interrupt timing ⁽²⁾	External trigger pulse duration to set interrupt flag	2.2 V, 3 V	20		ns

(1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

(2) An external signal sets the interrupt flag every time the minimum interrupt pulse duration $t_{(int)}$ is met. It might be set by trigger signals shorter than $t_{(int)}$.

5.9 Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, $\overline{\text{RST}}$ /NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	MAX	UNIT
$I_{lkg}(P_{x.x})$ High-impedance leakage current	See ⁽¹⁾ ⁽²⁾	1.8 V, 3 V		± 50	nA

(1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted.

(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

5.10 Outputs – General-Purpose I/O (Full Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Section 5.14](#))

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
V _{OH} High-level output voltage	I _(OHmax) = –3 mA ⁽¹⁾	1.8 V	V _{CC} – 0.25	V _{CC}	V
	I _(OHmax) = –10 mA ⁽²⁾		V _{CC} – 0.60	V _{CC}	
	I _(OHmax) = –5 mA ⁽¹⁾	3 V	V _{CC} – 0.25	V _{CC}	
	I _(OHmax) = –15 mA ⁽²⁾		V _{CC} – 0.60	V _{CC}	
V _{OL} Low-level output voltage	I _(OLmax) = 3 mA ⁽¹⁾	1.8 V	V _{SS}	V _{SS} + 0.25	V
	I _(OLmax) = 10 mA ⁽²⁾		V _{SS}	V _{SS} + 0.60	
	I _(OLmax) = 5 mA ⁽¹⁾	3 V	V _{SS}	V _{SS} + 0.25	
	I _(OLmax) = 15 mA ⁽²⁾		V _{SS}	V _{SS} + 0.60	

- (1) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.
(2) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

5.11 Outputs – General-Purpose I/O (Reduced Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see [Section 5.13](#))

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
V _{OH} High-level output voltage	I _(OHmax) = –1 mA ⁽²⁾	1.8 V	V _{CC} – 0.25	V _{CC}	V
	I _(OHmax) = –3 mA ⁽³⁾		V _{CC} – 0.60	V _{CC}	
	I _(OHmax) = –2 mA ⁽²⁾	3 V	V _{CC} – 0.25	V _{CC}	
	I _(OHmax) = –6 mA ⁽³⁾		V _{CC} – 0.60	V _{CC}	
V _{OL} Low-level output voltage	I _(OLmax) = 1 mA ⁽²⁾	1.8 V	V _{SS}	V _{SS} + 0.25	V
	I _(OLmax) = 3 mA ⁽³⁾		V _{SS}	V _{SS} + 0.60	
	I _(OLmax) = 2 mA ⁽²⁾	3 V	V _{SS}	V _{SS} + 0.25	
	I _(OLmax) = 6 mA ⁽³⁾		V _{SS}	V _{SS} + 0.60	

- (1) Selecting reduced drive strength may reduce EMI.
(2) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.
(3) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.

5.12 Output Frequency – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)





over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
f _{Px,y} Port output frequency (with load)	(1) (2)	V _{CC} = 1.8 V, PMMCOREVx = 0	16	MHz
		V _{CC} = 3 V, PMMCOREVx = 3	25	
f _{Port_CLK} Clock output frequency	ACLK, SMCLK, MCLK, C _L = 20 pF ⁽²⁾	V _{CC} = 1.8 V, PMMCOREVx = 0	16	MHz
		V _{CC} = 3 V, PMMCOREVx = 3	25	

- (1) A resistive divider with 2 × R₁ between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R₁ = 550 Ω. For reduced drive strength, R₁ = 1.6 kΩ. C_L = 20 pF is connected to the output to V_{SS}.
(2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

5.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



5.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)




Figure 5-6. Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 5-7. Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 5-8. Typical High-Level Output Current vs High-Level Output Voltage




Figure 5-9. Typical High-Level Output Current vs High-Level Output Voltage

5.15 Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
ΔI _{DVCC,LF}	Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode	f _{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 1, T _A = 25°C	3 V	0.075			μA
		f _{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 2, T _A = 25°C		0.170			
		f _{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 3, T _A = 25°C		0.290			
f _{XT1,LF0}	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0		32768			Hz
f _{XT1,LF,SW}	XT1 oscillator logic-level square-wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1 ⁽²⁾ ⁽³⁾		10	32.768	50	kHz
OA _{LF}	Oscillation allowance for LF crystals ⁽⁴⁾	XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 0, f _{XT1,LF} = 32768 Hz, C _{L,eff} = 6 pF		210			kΩ
		XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 1, f _{XT1,LF} = 32768 Hz, C _{L,eff} = 12 pF		300			
C _{L,eff}	Integrated effective load capacitance, LF mode ⁽⁵⁾	XTS = 0, XCAPx = 0 ⁽⁶⁾		1			pF
		XTS = 0, XCAPx = 1		5.5			
		XTS = 0, XCAPx = 2		8.5			
		XTS = 0, XCAPx = 3		12.0			
Duty cycle, LF mode		XTS = 0, Measured at ACLK, f _{XT1,LF} = 32768 Hz		30%	70%		
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁷⁾	XTS = 0 ⁽⁸⁾		10	10000		Hz
t _{START,LF}	Start-up time, LF mode	f _{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 0, T _A = 25°C, C _{L,eff} = 6 pF	3 V	1000			ms
		f _{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 3, T _A = 25°C, C _{L,eff} = 12 pF		500			

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square-wave with parametrics defined in the [Schmitt-Trigger Inputs](#) section of this data sheet.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVE_x settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
 - For XT1DRIVE_x = 0, $C_{L,eff} \leq 6 \text{ pF}$
 - For XT1DRIVE_x = 1, $6 \text{ pF} \leq C_{L,eff} \leq 9 \text{ pF}$
 - For XT1DRIVE_x = 2, $6 \text{ pF} \leq C_{L,eff} \leq 10 \text{ pF}$
 - For XT1DRIVE_x = 3, $C_{L,eff} \geq 6 \text{ pF}$
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.

5.16 Crystal Oscillator, XT2

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)^{(1) (2)}

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{DVCC,XT2} XT2 oscillator crystal current consumption	f _{OSC} = 4 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE _x = 0, T _A = 25°C	3 V		200		μA
	f _{OSC} = 12 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE _x = 1, T _A = 25°C			260		
	f _{OSC} = 20 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE _x = 2, T _A = 25°C			325		
	f _{OSC} = 32 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE _x = 3, T _A = 25°C			450		
f _{XT2,HF0} XT2 oscillator crystal frequency, mode 0	XT2DRIVE _x = 0, XT2BYPASS = 0 ⁽³⁾		4		8	MHz
f _{XT2,HF1} XT2 oscillator crystal frequency, mode 1	XT2DRIVE _x = 1, XT2BYPASS = 0 ⁽³⁾		8		16	MHz
f _{XT2,HF2} XT2 oscillator crystal frequency, mode 2	XT2DRIVE _x = 2, XT2BYPASS = 0 ⁽³⁾		16		24	MHz
f _{XT2,HF3} XT2 oscillator crystal frequency, mode 3	XT2DRIVE _x = 3, XT2BYPASS = 0 ⁽³⁾		24		32	MHz
f _{XT2,HF,SW} XT2 oscillator logic-level square-wave input frequency, bypass mode	XT2BYPASS = 1 ^{(4) (3)}		0.7		32	MHz
O _{AHF} Oscillation allowance for HF crystals ⁽⁵⁾	XT2DRIVE _x = 0, XT2BYPASS = 0, f _{XT2,HF0} = 6 MHz, C _{L,eff} = 15 pF			450		Ω
	XT2DRIVE _x = 1, XT2BYPASS = 0, f _{XT2,HF1} = 12 MHz, C _{L,eff} = 15 pF			320		
	XT2DRIVE _x = 2, XT2BYPASS = 0, f _{XT2,HF2} = 20 MHz, C _{L,eff} = 15 pF			200		
	XT2DRIVE _x = 3, XT2BYPASS = 0, f _{XT2,HF3} = 32 MHz, C _{L,eff} = 15 pF			200		
t _{START,HF} Start-up time	f _{OSC} = 6 MHz, XT2BYPASS = 0, XT2DRIVE _x = 0, T _A = 25°C, C _{L,eff} = 15 pF	3 V		0.5		ms
	f _{OSC} = 20 MHz, XT2BYPASS = 0, XT2DRIVE _x = 2, T _A = 25°C, C _{L,eff} = 15 pF			0.3		
C _{L,eff} Integrated effective load capacitance, HF mode ^{(6) (1)}				1		pF
Duty cycle, HF mode	Measured at ACLK, f _{XT2,HF2} = 20 MHz		40%	50%	60%	

- (1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (2) To improve EMI on the XT2 oscillator the following guidelines should be observed.
 - Keep the traces between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
 - Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- (4) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square-wave with parametrics defined in the [Schmitt-Trigger Inputs](#) section of this data sheet.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

Crystal Oscillator, XT2 (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)^{(1) (2)}

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{Fault,HF} Oscillator fault frequency ⁽⁷⁾	XT2BYPASS = 1 ⁽⁸⁾		30		300	kHz

(7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag.

(8) Measured with logic-level input frequency but also applies to operation with crystals.

5.17 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{VLO} VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	14	kHz
df _{VLO} /dT VLO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.5		%/°C
df _{VLO} /dV _{CC} VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		4		%/V
Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40%	50%	60%	

(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

5.18 Internal Reference, Low-Frequency Oscillator (REFO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{REFO} REFO oscillator current consumption	T _A = 25°C	1.8 V to 3.6 V		3		μA
f _{REFO}	REFO frequency calibrated	1.8 V to 3.6 V		32768		Hz
	REFO absolute tolerance calibrated	Full temperature range			±3.5%	
		T _A = 25°C			±1.5%	
df _{REFO} /dT REFO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.01		%/°C
df _{REFO} /dV _{CC} REFO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		1.0		%/V
Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40%	50%	60%	
t _{START} REFO start-up time	40%/60% duty cycle	1.8 V to 3.6 V		25		μs

(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

5.19 DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{DCO}(0,0)}$ DCO frequency (0, 0) ⁽¹⁾	DCORSELx = 0, DCOx = 0, MODx = 0	0.07		0.20	MHz
$f_{\text{DCO}(0,31)}$ DCO frequency (0, 31) ⁽¹⁾	DCORSELx = 0, DCOx = 31, MODx = 0	0.70		1.70	MHz
$f_{\text{DCO}(1,0)}$ DCO frequency (1, 0) ⁽¹⁾	DCORSELx = 1, DCOx = 0, MODx = 0	0.15		0.36	MHz
$f_{\text{DCO}(1,31)}$ DCO frequency (1, 31) ⁽¹⁾	DCORSELx = 1, DCOx = 31, MODx = 0	1.47		3.45	MHz
$f_{\text{DCO}(2,0)}$ DCO frequency (2, 0) ⁽¹⁾	DCORSELx = 2, DCOx = 0, MODx = 0	0.32		0.75	MHz
$f_{\text{DCO}(2,31)}$ DCO frequency (2, 31) ⁽¹⁾	DCORSELx = 2, DCOx = 31, MODx = 0	3.17		7.38	MHz
$f_{\text{DCO}(3,0)}$ DCO frequency (3, 0) ⁽¹⁾	DCORSELx = 3, DCOx = 0, MODx = 0	0.64		1.51	MHz
$f_{\text{DCO}(3,31)}$ DCO frequency (3, 31) ⁽¹⁾	DCORSELx = 3, DCOx = 31, MODx = 0	6.07		14.0	MHz
$f_{\text{DCO}(4,0)}$ DCO frequency (4, 0) ⁽¹⁾	DCORSELx = 4, DCOx = 0, MODx = 0	1.3		3.2	MHz
$f_{\text{DCO}(4,31)}$ DCO frequency (4, 31) ⁽¹⁾	DCORSELx = 4, DCOx = 31, MODx = 0	12.3		28.2	MHz
$f_{\text{DCO}(5,0)}$ DCO frequency (5, 0) ⁽¹⁾	DCORSELx = 5, DCOx = 0, MODx = 0	2.5		6.0	MHz
$f_{\text{DCO}(5,31)}$ DCO frequency (5, 31) ⁽¹⁾	DCORSELx = 5, DCOx = 31, MODx = 0	23.7		54.1	MHz
$f_{\text{DCO}(6,0)}$ DCO frequency (6, 0) ⁽¹⁾	DCORSELx = 6, DCOx = 0, MODx = 0	4.6		10.7	MHz
$f_{\text{DCO}(6,31)}$ DCO frequency (6, 31) ⁽¹⁾	DCORSELx = 6, DCOx = 31, MODx = 0	39.0		88.0	MHz
$f_{\text{DCO}(7,0)}$ DCO frequency (7, 0) ⁽¹⁾	DCORSELx = 7, DCOx = 0, MODx = 0	8.5		19.6	MHz
$f_{\text{DCO}(7,31)}$ DCO frequency (7, 31) ⁽¹⁾	DCORSELx = 7, DCOx = 31, MODx = 0	60		135	MHz
S_{DCORSEL} Frequency step between range DCORSEL and DCORSEL + 1	$S_{\text{RSEL}} = f_{\text{DCO}(\text{DCORSEL}+1, \text{DCO})} / f_{\text{DCO}(\text{DCORSEL}, \text{DCO})}$	1.2		2.3	ratio
S_{DCO} Frequency step between tap DCO and DCO + 1	$S_{\text{DCO}} = f_{\text{DCO}(\text{DCORSEL}, \text{DCO}+1)} / f_{\text{DCO}(\text{DCORSEL}, \text{DCO})}$	1.02		1.12	ratio
Duty cycle	Measured at SMCLK	40%	50%	60%	
df_{DCO}/dT DCO frequency temperature drift ⁽²⁾	$f_{\text{DCO}} = 1 \text{ MHz}$		0.1		%/°C
$df_{\text{DCO}}/dV_{\text{CC}}$ DCO frequency voltage drift ⁽³⁾	$f_{\text{DCO}} = 1 \text{ MHz}$		1.9		%/V

- (1) When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, f_{DCO} , should be set to reside within the range of $f_{\text{DCO}(n, 0), \text{MAX}} \leq f_{\text{DCO}} \leq f_{\text{DCO}(n, 31), \text{MIN}}$, where $f_{\text{DCO}(n, 0), \text{MAX}}$ represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and $f_{\text{DCO}(n, 31), \text{MIN}}$ represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. If the actual f_{DCO} frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.
- (2) Calculated using the box method: $(\text{MAX}(-40^\circ\text{C to } 85^\circ\text{C}) - \text{MIN}(-40^\circ\text{C to } 85^\circ\text{C})) / \text{MIN}(-40^\circ\text{C to } 85^\circ\text{C}) / (85^\circ\text{C} - (-40^\circ\text{C}))$
- (3) Calculated using the box method: $(\text{MAX}(1.8 \text{ V to } 3.6 \text{ V}) - \text{MIN}(1.8 \text{ V to } 3.6 \text{ V})) / \text{MIN}(1.8 \text{ V to } 3.6 \text{ V}) / (3.6 \text{ V} - 1.8 \text{ V})$



Figure 5-10. Typical DCO Frequency

5.20 PMM, Brownout Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(DVCC_BOR_IT-)}$	BOR_H on voltage, DV_{CC} falling level	$ dDV_{CC}/dt < 3 \text{ V/s}$			1.45	V
$V_{(DVCC_BOR_IT+)}$	BOR_H off voltage, DV_{CC} rising level	$ dDV_{CC}/dt < 3 \text{ V/s}$	0.80	1.30	1.50	V
$V_{(DVCC_BOR_hys)}$	BOR_H hysteresis		50		250	mV
t_{RESET}	Pulse duration required at $\overline{RST}/NMI$ pin to accept a reset		2			μs

5.21 PMM, Core Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{CORE3(AM)}$	Core voltage, active mode, PMMCOREV = 3	$2.4 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$		1.90		V
$V_{CORE2(AM)}$	Core voltage, active mode, PMMCOREV = 2	$2.2 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$		1.80		V
$V_{CORE1(AM)}$	Core voltage, active mode, PMMCOREV = 1	$2.0 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$		1.60		V
$V_{CORE0(AM)}$	Core voltage, active mode, PMMCOREV = 0	$1.8 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$		1.40		V
$V_{CORE3(LPM)}$	Core voltage, low-current mode, PMMCOREV = 3	$2.4 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$		1.94		V
$V_{CORE2(LPM)}$	Core voltage, low-current mode, PMMCOREV = 2	$2.2 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$		1.84		V
$V_{CORE1(LPM)}$	Core voltage, low-current mode, PMMCOREV = 1	$2.0 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$		1.64		V
$V_{CORE0(LPM)}$	Core voltage, low-current mode, PMMCOREV = 0	$1.8 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$		1.44		V

5.22 PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(SVSH)}$	SVS current consumption	SVSHE = 0, $DV_{CC} = 3.6 \text{ V}$		0		nA
		SVSHE = 1, $DV_{CC} = 3.6 \text{ V}$, SVSHFP = 0		200		
		SVSHE = 1, $DV_{CC} = 3.6 \text{ V}$, SVSHFP = 1		1.5		μA
$V_{(SVSH_IT-)}$	SVS_H on voltage level ⁽¹⁾	SVSHE = 1, SVSHRVL = 0	1.57	1.68	1.78	V
		SVSHE = 1, SVSHRVL = 1	1.79	1.88	1.98	
		SVSHE = 1, SVSHRVL = 2	1.98	2.08	2.21	
		SVSHE = 1, SVSHRVL = 3	2.10	2.18	2.31	
$V_{(SVSH_IT+)}$	SVS_H off voltage level ⁽¹⁾	SVSHE = 1, SVSMHRRRL = 0	1.62	1.74	1.85	V
		SVSHE = 1, SVSMHRRRL = 1	1.88	1.94	2.07	
		SVSHE = 1, SVSMHRRRL = 2	2.07	2.14	2.28	
		SVSHE = 1, SVSMHRRRL = 3	2.20	2.30	2.42	
		SVSHE = 1, SVSMHRRRL = 4	2.32	2.40	2.55	
		SVSHE = 1, SVSMHRRRL = 5	2.52	2.70	2.88	
		SVSHE = 1, SVSMHRRRL = 6	2.90	3.10	3.23	
		SVSHE = 1, SVSMHRRRL = 7	2.90	3.10	3.23	
$t_{pd(SVSH)}$	SVS_H propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 10 \text{ mV}/\mu\text{s}$, SVSHFP = 1		2.5		μs
		SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV}/\mu\text{s}$, SVSHFP = 0		20		
$t_{(SVSH)}$	SVS_H on or off delay time	SVSHE = 0 $\rightarrow$ 1, $dV_{DVCC}/dt = 10 \text{ mV}/\mu\text{s}$, SVSHFP = 1		12.5		μs
		SVSHE = 0 $\rightarrow$ 1, $dV_{DVCC}/dt = 1 \text{ mV}/\mu\text{s}$, SVSHFP = 0		100		
dV_{DVCC}/dt	DV_{CC} rise time		0		1000	V/s

(1) The SVS_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the [MSP430F5xx and MSP430F6xx Family User's Guide](#) on recommended settings and use.

5.23 PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(SVMH)}$ SVM _H current consumption	SVMHE = 0, DV _{CC} = 3.6 V		0		nA
	SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 0		200		
	SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1		1.5		μA
$V_{(SVMH)}$ SVM _H on or off voltage level ⁽¹⁾	SVMHE = 1, SVSMHRRRL = 0	1.62	1.74	1.85	V
	SVMHE = 1, SVSMHRRRL = 1	1.88	1.94	2.07	
	SVMHE = 1, SVSMHRRRL = 2	2.07	2.14	2.28	
	SVMHE = 1, SVSMHRRRL = 3	2.20	2.30	2.42	
	SVMHE = 1, SVSMHRRRL = 4	2.32	2.40	2.55	
	SVMHE = 1, SVSMHRRRL = 5	2.52	2.70	2.88	
	SVMHE = 1, SVSMHRRRL = 6	2.90	3.10	3.23	
	SVMHE = 1, SVSMHRRRL = 7	2.90	3.10	3.23	
	SVMHE = 1, SVMHOVPE = 1		3.75		
$t_{pd(SVMH)}$ SVM _H propagation delay	SVMHE = 1, dV _{DVCC} /dt = 10 mV/μs, SVMHFP = 1		2.5		μs
	SVMHE = 1, dV _{DVCC} /dt = 1 mV/μs, SVMHFP = 0		20		
$t_{(SVMH)}$ SVM _H on or off delay time	SVMHE = 0 → 1, dV _{DVCC} /dt = 10 mV/μs, SVMHFP = 1		12.5		μs
	SVMHE = 0 → 1, dV _{DVCC} /dt = 1 mV/μs, SVMHFP = 0		100		

(1) The SVM_H settings available depend on the V_{CORE} (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the [MSP430F5xx and MSP430F6xx Family User's Guide](#) on recommended settings and use.

5.24 PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(SVSL)}$ SVS _L current consumption	SVSLE = 0, PMMCOREV = 2		0		nA
	SVSLE = 1, PMMCOREV = 2, SVSLFP = 0		200		
	SVSLE = 1, PMMCOREV = 2, SVSLFP = 1		1.5		μA
$t_{pd(SVSL)}$ SVS _L propagation delay	SVSLE = 1, dV _{CORE} /dt = 10 mV/μs, SVSLFP = 1		2.5		μs
	SVSLE = 1, dV _{CORE} /dt = 1 mV/μs, SVSLFP = 0		20		
$t_{(SVSL)}$ SVS _L on or off delay time	SVSLE = 0 → 1, dV _{CORE} /dt = 10 mV/μs, SVSLFP = 1		12.5		μs
	SVSLE = 0 → 1, dV _{CORE} /dt = 1 mV/μs, SVSLFP = 0		100		

5.25 PMM, SVM Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(SVML)}$ SVM _L current consumption	SVMLE = 0, PMMCOREV = 2		0		nA
	SVMLE = 1, PMMCOREV = 2, SVMLFP = 0		200		
	SVMLE = 1, PMMCOREV = 2, SVMLFP = 1		1.5		μA
$t_{pd(SVML)}$ SVM _L propagation delay	SVMLE = 1, dV _{CORE} /dt = 10 mV/μs, SVMLFP = 1		2.5		μs
	SVMLE = 1, dV _{CORE} /dt = 1 mV/μs, SVMLFP = 0		20		
$t_{(SVML)}$ SVM _L on or off delay time	SVMLE = 0 → 1, dV _{CORE} /dt = 10 mV/μs, SVMLFP = 1		12.5		μs
	SVMLE = 0 → 1, dV _{CORE} /dt = 1 mV/μs, SVMLFP = 0		100		

5.26 Wake-up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{WAKE-UP-FAST}}$	Wake-up time from LPM2, LPM3, or LPM4 to active mode ⁽¹⁾	PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 1		3.5	7.5	μs
		$f_{\text{MCLK}} \geq 4.0 \text{ MHz}$ $1.0 \text{ MHz} < f_{\text{MCLK}} < 4.0 \text{ MHz}$		4.5	9	
$t_{\text{WAKE-UP-SLOW}}$	Wake-up time from LPM2, LPM3 or LPM4 to active mode ⁽²⁾⁽³⁾	PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0		150	165	μs
$t_{\text{WAKE-UP-LPM5}}$	Wake-up time from LPM4.5 to active mode ⁽⁴⁾			2	3	ms
$t_{\text{WAKE-UP-RESET}}$	Wake-up time from $\overline{\text{RST}}$ or BOR event to active mode ⁽⁴⁾			2	3	ms

- (1) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVSL) and low-side monitor (SVM_L). $t_{\text{WAKE-UP-FAST}}$ is possible with SVSL and SVM_L in full performance mode or disabled. For specific register settings, see the *Low-Side SVS and SVM Control and Performance Mode Selection* section in the *Power Management Module and Supply Voltage Supervisor* chapter of the [MSP430F5xx and MSP430F6xx Family User's Guide](#).
- (2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVSL) and low-side monitor (SVM_L). $t_{\text{WAKE-UP-SLOW}}$ is set with SVSL and SVM_L in normal mode (low current mode). For specific register settings, see the *Low-Side SVS and SVM Control and Performance Mode Selection* section in the *Power Management Module and Supply Voltage Supervisor* chapter of the [MSP430F5xx and MSP430F6xx Family User's Guide](#).
- (3) The wake-up times from LPM0 and LPM1 to AM are not specified. They are proportional to MCLK cycle time but are not affected by the performance mode settings as for LPM2, LPM3, and LPM4.
- (4) This value represents the time from the wake-up event to the reset vector execution.

5.27 Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
f_{TA}	Timer_A input clock frequency	Internal: SMCLK or ACLK, External: TACLK, Duty cycle = 50% $\pm$ 10%	1.8 V, 3 V		25	MHz
$t_{\text{TA,cap}}$	Timer_A capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20		ns

5.28 Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
f_{TB}	Timer_B input clock frequency	Internal: SMCLK or ACLK, External: TBCLK, Duty cycle = 50% $\pm$ 10%	1.8 V, 3 V		25	MHz
$t_{\text{TB,cap}}$	Timer_B capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20		ns

5.29 USCI (UART Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
f_{USCI} USCI input clock frequency	Internal: SMCLK or ACLK, External: UCLK, Duty cycle = 50% $\pm$ 10%		f_{SYSTEM}	MHz
f_{BITCLK} BITCLK clock frequency (equals baud rate in MBaud)			1	MHz

5.30 USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	V_{CC}	MIN	MAX	UNIT
t_r UART receive deglitch time ⁽¹⁾	2.2 V	50	600	ns
	3 V	50	600	

- (1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To make sure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

5.31 USCI (SPI Master Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
f_{USCI} USCI input clock frequency	Internal: SMCLK or ACLK, Duty cycle = 50% $\pm$ 10%		f_{SYSTEM}	MHz

5.32 USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

(see [Figure 5-11](#) and [Figure 5-12](#))

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	MAX	UNIT
f_{USCI} USCI input clock frequency	SMCLK or ACLK, Duty cycle = 50% $\pm$ 10%			f_{SYSTEM}	MHz
$t_{SU,MI}$ SOMI input data setup time	PMMCOREV = 0	1.8 V	55		ns
		3 V	38		
	PMMCOREV = 3	2.4 V	30		
		3 V	25		
$t_{HD,MI}$ SOMI input data hold time	PMMCOREV = 0	1.8 V	0		ns
		3 V	0		
	PMMCOREV = 3	2.4 V	0		
		3 V	0		
$t_{VALID,MO}$ SIMO output data valid time ⁽²⁾	UCLK edge to SIMO valid, C_L = 20 pF, PMMCOREV = 0	1.8 V		20	ns
		3 V		18	
	UCLK edge to SIMO valid, C_L = 20 pF, PMMCOREV = 3	2.4 V		16	
		3 V		15	
$t_{HD,MO}$ SIMO output data hold time ⁽³⁾	C_L = 20 pF, PMMCOREV = 0	1.8 V	–10		ns
		3 V	–8		
	C_L = 20 pF, PMMCOREV = 3	2.4 V	–10		
		3 V	–8		

- (1) $f_{UCXCLK} = 1/2t_{LO/HI}$ with $t_{LO/HI} \geq \max(t_{VALID,MO}(USCI) + t_{SU,SI}(Slave), t_{SU,MI}(USCI) + t_{VALID,SO}(Slave))$
For the slave parameters $t_{SU,SI}(Slave)$ and $t_{VALID,SO}(Slave)$, see the SPI parameters of the attached slave.
- (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-11](#) and [Figure 5-12](#).
- (3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in [Figure 5-11](#) and [Figure 5-12](#).




Figure 5-11. SPI Master Mode, CKPH = 0




Figure 5-12. SPI Master Mode, CKPH = 1

5.33 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾
(see [Figure 5-13](#) and [Figure 5-14](#))

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
$t_{STE,LEAD}$ STE lead time, STE low to clock	PMMCOREV = 0	1.8 V	11		ns
		3 V	8		
	PMMCOREV = 3	2.4 V	7		
		3 V	6		
$t_{STE,LAG}$ STE lag time, Last clock to STE high	PMMCOREV = 0	1.8 V	3		ns
		3 V	3		
	PMMCOREV = 3	2.4 V	3		
		3 V	3		
$t_{STE,ACC}$ STE access time, STE low to SOMI data out	PMMCOREV = 0	1.8 V		66	ns
		3 V		50	
	PMMCOREV = 3	2.4 V		36	
		3 V		30	
$t_{STE,DIS}$ STE disable time, STE high to SOMI high impedance	PMMCOREV = 0	1.8 V		30	ns
		3 V		23	
	PMMCOREV = 3	2.4 V		16	
		3 V		13	
$t_{SU,SI}$ SIMO input data setup time	PMMCOREV = 0	1.8 V	5		ns
		3 V	5		
	PMMCOREV = 3	2.4 V	2		
		3 V	2		
$t_{HD,SI}$ SIMO input data hold time	PMMCOREV = 0	1.8 V	5		ns
		3 V	5		
	PMMCOREV = 3	2.4 V	5		
		3 V	5		
$t_{VALID,SO}$ SOMI output data valid time ⁽²⁾	UCLK edge to SOMI valid, C _L = 20 pF, PMMCOREV = 0	1.8 V		76	ns
		3 V		60	
	UCLK edge to SOMI valid, C _L = 20 pF, PMMCOREV = 3	2.4 V		44	
		3 V		40	
$t_{HD,SO}$ SOMI output data hold time ⁽³⁾	C _L = 20 pF, PMMCOREV = 0	1.8 V	18		ns
		3 V	12		
	C _L = 20 pF, PMMCOREV = 3	2.4 V	10		
		3 V	8		

- $f_{UCXCLK} = 1/2t_{LO/HI}$ with $t_{LO/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)})$
For the master parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$, see the SPI parameters of the attached master.
- Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-13](#) and [Figure 5-14](#).
- Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-13](#) and [Figure 5-14](#).




Figure 5-13. SPI Slave Mode, CKPH = 0




Figure 5-14. SPI Slave Mode, CKPH = 1

5.34 USCI (I²C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 5-15](#))

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK or ACLK, External: UCLK, Duty cycle = 50% ±10%		f _{SYSTEM}		MHz
f _{SCL}	SCL clock frequency		2.2 V, 3 V	0	400	kHz
t _{HD,STA}	Hold time (repeated) START	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.0		μs
		f _{SCL} > 100 kHz		0.6		
t _{SU,STA}	Setup time for a repeated START	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.7		μs
		f _{SCL} > 100 kHz		0.6		
t _{HD,DAT}	Data hold time		2.2 V, 3 V	0		ns
t _{SU,DAT}	Data setup time		2.2 V, 3 V	250		ns
t _{SU,STO}	Setup time for STOP	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.0		μs
		f _{SCL} > 100 kHz		0.6		
t _{SP}	Pulse duration of spikes suppressed by input filter		2.2 V	50	600	ns
			3 V	50	600	




Figure 5-15. I²C Mode Timing

5.35 12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
AV _{CC} Analog supply voltage	AVCC and DVCC are connected together, AVSS and DVSS are connected together, V _(AVSS) = V _(DVSS) = 0 V		2.2		3.6	V
V _(Ax) Analog input voltage range ⁽²⁾	All ADC12 analog input pins Ax		0		AV _{CC}	V
I _{ADC12_A} Operating supply current into AVCC terminal ⁽³⁾	f _{ADC12CLK} = 5.0 MHz ⁽⁴⁾	2.2 V		125	155	μA
		3 V		150	220	
C _I Input capacitance	Only one terminal Ax can be selected at one time	2.2 V		20	25	pF
R _I Input MUX ON resistance	0 V ≤ V _{Ax} ≤ AVCC		10	200	1900	Ω

(1) The leakage current is specified by the digital I/O input leakage.

(2) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required (see [Section 5.40](#) and [Section 5.41](#)).

(3) The internal reference supply current is not included in current consumption parameter I_{ADC12_A}.

(4) ADC12ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0

5.36 12-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{ADC12CLK} ADC conversion clock	For specified performance of ADC12 linearity parameters using an external reference voltage or AVCC as reference ⁽¹⁾	2.2 V, 3 V	0.45	4.8	5.0	MHz
	For specified performance of ADC12 linearity parameters using the internal reference ⁽²⁾		0.45	2.4	4.0	
	For specified performance of ADC12 linearity parameters using the internal reference ⁽³⁾		0.45	2.4	2.7	
f _{ADC12OSC} Internal ADC12 oscillator ⁽⁴⁾	ADC12DIV = 0, f _{ADC12CLK} = f _{ADC12OSC}	2.2 V, 3 V	4.2	4.8	5.4	MHz
t _{CONVERT} Conversion time	REFON = 0, Internal oscillator, ADC12OSC used for ADC conversion clock	2.2 V, 3 V	2.4		3.1	μs
	External f _{ADC12CLK} from ACLK, MCLK, or SMCLK, ADC12SSEL ≠ 0			13 × 1 / f _{ADC12CLK}		
t _{Sample} Sampling time	R _S = 400 Ω, R _I = 1000 Ω, C _I = 20 pF, τ = (R _S + R _I) × C _I ⁽⁵⁾	2.2 V, 3 V	1000			ns

(1) REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AVCC as reference voltage: SREF2 = 0, SREF1 = 0, SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the specified performance of the ADC12 linearity is ensured with f_{ADC12CLK} maximum of 5.0 MHz.

(2) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 1

(3) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC divided by 2.

(4) The ADC12OSC is sourced directly from MODOSC inside the UCS.

(5) Approximately 10 Tau (τ) are needed to get an error of less than ±0.5 LSB:

t_{Sample} = ln(2ⁿ⁺¹) × R_S + R_I × C_I + 800 ns, where n = ADC resolution = 12, R_S = external source resistance

5.37 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
E _I	Integral linearity error ⁽¹⁾	1.4 V ≤ dVREF ≤ 1.6 V ⁽²⁾	2.2 V, 3 V			±2.0	LSB
		1.6 V < dVREF ⁽²⁾				±1.7	
E _D	Differential linearity error ⁽¹⁾	⁽²⁾	2.2 V, 3 V			±1.0	LSB
E _O	Offset error ⁽³⁾	dVREF ≤ 2.2 V ⁽²⁾	2.2 V, 3 V		±1.0	±2.0	LSB
		dVREF > 2.2 V ⁽²⁾			±1.0	±2.0	
E _G	Gain error ⁽³⁾	⁽²⁾	2.2 V, 3 V		±1.0	±2.0	LSB
E _T	Total unadjusted error	dVREF ≤ 2.2 V ⁽²⁾	2.2 V, 3 V		±1.4	±3.5	LSB
		dVREF > 2.2 V ⁽²⁾			±1.4	±3.5	

(1) Parameters are derived using the histogram method.

(2) The external reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 0. dVREF = V_{R+} – V_{R-}, V_{R+} < AVCC, V_{R-} > AVSS. Unless otherwise mentioned, dVREF > 1.5 V. Impedance of the external reference voltage R < 100 Ω and two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF+ and VREF- to decouple the dynamic current. See also the [MSP430F5xx and MSP430F6xx Family User's Guide](#).

(3) Parameters are derived using a best fit curve.

5.38 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		V _{CC}	MIN	TYP	MAX	UNIT
E _I	Integral linearity error ⁽²⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz	2.2 V, 3 V			±1.7	LSB
		ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz				±2.5	
E _D	Differential linearity error ⁽²⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz	2.2 V, 3 V	-1.0		+2.0	LSB
		ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 2.7 MHz		-1.0		+1.5	
		ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz		-1.0		+2.5	
E _O	Offset error ⁽³⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz	2.2 V, 3 V		±1.0	±2.0	LSB
		ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz			±1.0	±2.0	
E _G	Gain error ⁽³⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz	2.2 V, 3 V		±1.0	±2.0	LSB
		ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz				±1.5% ⁽⁴⁾	VREF
E _T	Total unadjusted error	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz	2.2 V, 3 V		±1.4	±3.5	LSB
		ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz				±1.5% ⁽⁴⁾	VREF

(1) The internal reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 1. dVREF = V_{R+} – V_{R-}.

(2) Parameters are derived using the histogram method.

(3) Parameters are derived using a best fit curve.

(4) The gain error and total unadjusted error are dominated by the accuracy of the integrated reference module absolute accuracy. In this mode the reference voltage used by the ADC12_A is not available on a pin.

5.39 12-Bit ADC, Temperature Sensor and Built-In V_{MID} ⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{SENSOR}	See ⁽²⁾	ADC12ON = 1, INCH = 0Ah, $T_A = 0^\circ\text{C}$	2.2 V		680		mV
			3 V		680		
TC_{SENSOR}		ADC12ON = 1, INCH = 0Ah	2.2 V		2.25		mV/ $^\circ\text{C}$
			3 V		2.25		
$t_{SENSOR(sample)}$	Sample time required if channel 10 is selected ⁽³⁾	ADC12ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V		100		μs
			3 V		100		
V_{MID}	AV _{CC} divider at channel 11, V _{AVCC} factor	ADC12ON = 1, INCH = 0Bh		0.48 AVCC	0.5 AVCC	0.52 AVCC	V
	AV _{CC} divider at channel 11	ADC12ON = 1, INCH = 0Bh	2.2 V	1.06	1.1	1.14	V
			3 V	1.44	1.5	1.56	
$t_{VMID(sample)}$	Sample time required if channel 11 is selected ⁽⁴⁾	ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V, 3 V	1000			ns

- (1) The temperature sensor is provided by the REF module. See the REF module parametric, I_{REF+} , regarding the current consumption of the temperature sensor.
- (2) The temperature sensor offset can be significant. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor. The TLV structure contains calibration values for $30^\circ\text{C} \pm 3^\circ\text{C}$ and $85^\circ\text{C} \pm 3^\circ\text{C}$ for each of the available reference voltage levels. The sensor voltage can be computed as $V_{SENSE} = TC_{SENSOR} \times (\text{Temperature}, ^\circ\text{C}) + V_{SENSOR}$, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy. See also the [MSP430F5xx and MSP430F6xx Family User's Guide](#).
- (3) The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$.
- (4) The on-time $t_{VMID(on)}$ is included in the sampling time $t_{VMID(sample)}$; no additional on time is needed.




Figure 5-16. Typical Temperature Sensor Voltage

5.40 REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
V _{eREF+}	Positive external reference voltage input	V _{eREF+} > V _{REF-/V_{eREF-}} ⁽²⁾		1.4	AVCC	V
V _{REF-/V_{eREF-}}	Negative external reference voltage input	V _{eREF+} > V _{REF-/V_{eREF-}} ⁽³⁾		0	1.2	V
(V _{eREF+} – V _{REF-/V_{eREF-}})	Differential external reference voltage input	V _{eREF+} > V _{REF-/V_{eREF-}} ⁽⁴⁾		1.4	AVCC	V
I _{VeREF+} , I _{VREF-/VeREF-}	Static input current	1.4 V ≤ V _{eREF+} ≤ V _{AVCC} , V _{eREF-} = 0 V, f _{ADC12CLK} = 5 MHz, ADC12SHTx = 1h, Conversion rate 200 ksp/s	2.2 V, 3 V	–26	26	μA
		1.4 V ≤ V _{eREF+} ≤ V _{AVCC} , V _{eREF-} = 0 V, f _{ADC12CLK} = 5 MHz, ADC12SHTx = 8h, Conversion rate 20 ksp/s	2.2 V, 3 V	–1	1	
C _{VREF+/-}	Capacitance at VREF+ or VREF- terminal			⁽⁵⁾ 10		μF

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C_i, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- (5) Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. See also the [MSP430F5xx and MSP430F6xx Family User's Guide](#).

5.41 REF, Built-In Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{REF+}	REFVSEL = {2} for 2.5 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	3 V	2.4625	2.50	2.5375	V
	REFVSEL = {1} for 2.0 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	3 V	1.9503	1.98	2.0097	
	REFVSEL = {0} for 1.5 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	2.2 V, 3 V	1.4677	1.49	1.5124	
AV _{CC(min)}	REFVSEL = {0} for 1.5 V		2.2			V
	REFVSEL = {1} for 2.0 V		2.3			
	REFVSEL = {2} for 2.5 V		2.8			
I _{REF+}	ADC12SR = 1 ⁽⁴⁾ , REFON = 1, REFOUT = 0, REFBURST = 0	3 V		70	100	μA
	ADC12SR = 1 ⁽⁴⁾ , REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.45	0.75	mA
	ADC12SR = 0 ⁽⁴⁾ , REFON = 1, REFOUT = 0, REFBURST = 0	3 V		210	310	μA
	ADC12SR = 0 ⁽⁴⁾ , REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.95	1.7	mA
I _{L(VREF+)}	REFVSEL = {0, 1, 2}, I _{VREF+} = +10 μA or –1000 μA, AV _{CC} = AV _{CC(min)} for each reference level, REFVSEL = {0, 1, 2}, REFON = REFOUT = 1				2500	μV/mA
C _{VREF+}	REFON = REFOUT = 1		20		100	pF
TC _{REF+}	I _{VREF+} = 0 A, REFVSEL = {0, 1, 2}, REFON = 1, REFOUT = 0 or 1			30	50	ppm/ °C
PSRR _{DC}	AV _{CC} = AV _{CC(min)} to AV _{CC(max)} , T _A = 25°C, REFVSEL = {0, 1, 2}, REFON = 1, REFOUT = 0 or 1			120	300	μV/V
PSRR _{AC}	AV _{CC} = AV _{CC(min)} to AV _{CC(max)} , T _A = 25°C, f = 1 kHz, ΔV _{pp} = 100 mV, REFVSEL = {0, 1, 2}, REFON = 1, REFOUT = 0 or 1			6.4		mV/V
t _{SETTLE}	AV _{CC} = AV _{CC(min)} to AV _{CC(max)} , REFVSEL = {0, 1, 2}, REFOUT = 0, REFON = 0 → 1			75		μs
	AV _{CC} = AV _{CC(min)} to AV _{CC(max)} , C _{VREF} = C _{VREF(max)} , REFVSEL = {0, 1, 2}, REFOUT = 1, REFON = 0 → 1			75		

- The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the VREF+ terminal. When REFOUT = 1, the reference is available at the VREF+ terminal and is used as the reference for the conversion and uses the larger buffer. When REFOUT = 0, the reference is used only as the reference for the conversion and uses the smaller buffer.
- The internal reference current is supplied through the AVCC terminal. Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.
- The temperature sensor is provided by the REF module. Its current is supplied through the AVCC terminal and is equivalent to I_{REF+} with REFON = 1 and REFOUT = 0.
- For devices without the ADC12, the parametrics with ADC12SR = 0 are applicable.
- Contribution is due only to the reference and buffer including package. This does not include resistance due to PCB trace and other factors.
- Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C)).
- The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settling time depends on the external capacitive load when REFOUT = 1.

5.42 Comparator B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC} Supply voltage			1.8		3.6	V
I _{AVCC_COMP} Comparator operating supply current into AVCC, Excludes reference resistor ladder	CBPWRMD = 00	1.8 V			40	μA
		2.2 V		30	50	
		3 V		40	65	
	CBPWRMD = 01	2.2 V, 3 V		10	30	
	CBPWRMD = 10			0.1	0.5	
I _{AVCC_REF} Quiescent current of local reference voltage amplifier into AVCC	CBREFACC = 1, CBREFLx = 01				22	μA
V _{IC} Common mode input range			0		V _{CC} – 1	V
V _{OFFSET} Input offset voltage	CBPWRMD = 00				±20	mV
	CBPWRMD = 01, 10				±10	
C _{IN} Input capacitance				5		pF
R _{SIN} Series input resistance	On (switch closed)			3	4	kΩ
	Off (switch open)		30			MΩ
t _{PD} Propagation delay, response time	CBPWRMD = 00, CBF = 0				450	ns
	CBPWRMD = 01, CBF = 0				600	
	CBPWRMD = 10, CBF = 0				50	μs
t _{PD,filter} Propagation delay with filter active	CBPWRMD = 00, CBON = 1, CBF = 1, CBF _{DLY} = 00		0.35	0.6	1.0	μs
	CBPWRMD = 00, CBON = 1, CBF = 1, CBF _{DLY} = 01		0.6	1.0	1.8	
	CBPWRMD = 00, CBON = 1, CBF = 1, CBF _{DLY} = 10		1.0	1.8	3.4	
	CBPWRMD = 00, CBON = 1, CBF = 1, CBF _{DLY} = 11		1.8	3.4	6.5	
t _{EN_CMP} Comparator enable time	CBON = 0 to CBON = 1, CBPWRMD = 00, 01			1	2	μs
	CBON = 0 to CBON = 1, CBPWRMD = 10				100	
t _{EN_REF} Resistor reference enable time	CBON = 0 to CBON = 1			1	1.5	μs
V _{CB_REF} Reference voltage for a given tap	V _{IN} = reference into resistor ladder (n = 0 to 31)			$\frac{V_{IN} \times (n + 1)}{32}$		V

5.43 Ports PU.0 and PU.1

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 5-17](#) through [Figure 5-19](#))

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{OH} High-level output voltage	V _{LDOO} = 3.3 V ±10%, I _{OH} = –25 mA, See Figure 5-18 for typical characteristics	2.4		V
V _{OL} Low-level output voltage	V _{LDOO} = 3.3 V ±10%, I _{OL} = 25 mA, See Figure 5-17 for typical characteristics		0.4	V
V _{IH} High-level input voltage	V _{LDOO} = 3.3 V ±10%, See Figure 5-19 for typical characteristics	2.0		V
V _{IL} Low-level input voltage	V _{LDOO} = 3.3 V ±10%, See Figure 5-19 for typical characteristics		0.8	V




Figure 5-17. Ports PU.0, PU.1 Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 5-18. Ports PU.0, PU.1 Typical High-Level Output Current vs High-Level Output Voltage




Figure 5-19. Ports PU.0, PU.1 Typical Input Threshold

5.44 LDO-PWR (LDO Power System)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{LAUNCH}	LDO input detection threshold				3.75	V
V _{LDOI}	LDO input voltage		3.76		5.5	V
V _{LDO}	LDO output voltage			3.3	±9%	V
V _{LDO_EXT}	LDOO terminal input voltage with LDO disabled	LDO disabled	1.8		3.6	V
I _{LDOO}	Maximum external current from LDOO terminal	LDO is on			20	mA
I _{DET}	LDO current overload detection ⁽¹⁾		60		100	mA
C _{LDOI}	LDOI terminal recommended capacitance			4.7		μF
C _{LDOO}	LDOO terminal recommended capacitance			220		nF
t _{ENABLE}	Settling time V _{LDO}	Within 2%, recommended capacitances			2	ms

(1) A current overload is detected when the total current supplied from the LDO exceeds this value.

5.45 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		T _J	MIN	TYP	MAX	UNIT
DV _{CC(PGM/ERASE)}	Program or erase supply voltage		1.8		3.6	V
I _{PGM}	Average supply current from DVCC during program			3	5	mA
I _{ERASE}	Average supply current from DVCC during erase			6	11	mA
I _{MERASE} , I _{BANK}	Average supply current from DVCC during mass erase or bank erase			6	11	mA
t _{CPT}	Cumulative program time ⁽¹⁾				16	ms
	Program and erase endurance		10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	25°C	100			years
t _{Word}	Word or byte program time ⁽²⁾		64		85	μs
t _{Block, 0}	Block program time for first byte or word ⁽²⁾		49		65	μs
t _{Block, 1–(N–1)}	Block program time for each additional byte or word, except for last byte or word ⁽²⁾		37		49	μs
t _{Block, N}	Block program time for last byte or word ⁽²⁾		55		73	μs
t _{Erase}	Erase time for segment, mass erase, and bank erase (when available) ⁽²⁾		23		32	ms
f _{MCLK,MGR}	MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4.MGR1 = 1)		0		1	MHz

- (1) The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word or byte write and block write modes.
- (2) These values are hardwired into the state machine of the flash controller.

5.46 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		V _{CC}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V, 3 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾	2.2 V, 3 V			1	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
f _{TCK}	TCK input frequency, 4-wire JTAG ⁽²⁾	2.2 V	0		5	MHz
		3 V	0		10	
R _{Internal}	Internal pulldown resistance on TEST	2.2 V, 3 V	45	60	80	kΩ

- (1) Tools that access the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.
- (2) f_{TCK} may be restricted to meet the timing requirements of the module selected.

6 Detailed Description

6.1 CPU ([Link to User's Guide](#))

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock. Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers (see [Figure 6-1](#)).

Peripherals are connected to the CPU using data, address, and control buses. The peripherals can be managed with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Figure 6-1. Integrated CPU Registers

6.2 Operating Modes

The MCU has one active mode and six software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

Software can configure the following operating modes:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active
 - MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active
 - MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DC generator of the DCO remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DC generator of the DCO is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DC generator of the DCO is disabled
 - Crystal oscillator is stopped
 - Complete data retention
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator disabled
 - No data retention
 - Wake-up input from $\overline{\text{RST/NMI}}$, P1, and P2

6.3 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h (see [Table 6-1](#)). The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 6-1. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power up External reset Watchdog time-out, password violation Flash memory password violation PMM password violation	WDTIFG, KEYV (SYSRSTIV) ^{(1) (2)}	Reset	0FFFEh	63, highest
System NMI PMM Vacant memory access JTAG mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRILIFG, VLRHIFG, VMAIFG, JMBINIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾	(Non)maskable	0FFFCh	62
User NMI NMI Oscillator fault Flash memory access violation	NMIIFG, OFIFG, ACCVIFG, BUSIFG (SYSUNIV) ^{(1) (2)}	(Non)maskable	0FFFAh	61
Comp_B	Comparator B interrupt flags (CBIV) ^{(1) (3)}	Maskable	0FFF8h	60
TB0	TB0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFF6h	59
TB0	TB0CCR1 CCIFG1 to TB0CCR6 CCIFG6, TB0IFG (TB0IV) ^{(1) (3)}	Maskable	0FFF4h	58
Watchdog Timer_A interval timer mode	WDTIFG	Maskable	0FFF2h	57
USCI_A0 receive or transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV) ^{(1) (3)}	Maskable	0FFF0h	56
USCI_B0 receive or transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV) ^{(1) (3)}	Maskable	0FFEEh	55
ADC12_A	ADC12IFG0 to ADC12IFG15 (ADC12IV) ^{(1) (3) (4)}	Maskable	0FFECCh	54
TA0	TA0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFEAh	53
TA0	TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) ^{(1) (3)}	Maskable	0FFE8h	52
LDO-PWR	LDOOFFIFG, LDOONIFG, LDOOVLIFG	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) ^{(1) (3)}	Maskable	0FFE4h	50
TA1	TA1CCR0 CCIFG0 ⁽³⁾	Maskable	0FFE2h	49
TA1	TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) ^{(1) (3)}	Maskable	0FFE0h	48
I/O port P1	P1IFG.0 to P1IFG.7 (P1IV) ^{(1) (3)}	Maskable	0FFDEh	47
USCI_A1 receive or transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV) ^{(1) (3)}	Maskable	0FFDCh	46
USCI_B1 receive or transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV) ^{(1) (3)}	Maskable	0FFDAh	45
TA2	TA2CCR0 CCIFG0 ⁽³⁾	Maskable	0FFD8h	44
TA2	TA2CCR1 CCIFG1 to TA2CCR2 CCIFG2, TA2IFG (TA2IV) ^{(1) (3)}	Maskable	0FFD6h	43
I/O port P2	P2IFG.0 to P2IFG.7 (P2IV) ^{(1) (3)}	Maskable	0FFD4h	42
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) ^{(1) (3)}	Maskable	0FFD2h	41

(1) Multiple source flags

(2) A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

(Non)maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable bit cannot disable it.

(3) Interrupt flags are in the module.

(4) Only on devices with ADC, otherwise reserved.

Table 6-1. Interrupt Sources, Flags, and Vectors (continued)

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Reserved	Reserved ⁽⁵⁾		0FFD0h	40
			⋮	⋮
			0FF80h	0, lowest

(5) Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, TI recommends reserving these locations.

6.4 Memory Organization

Table 6-2 summarizes the memory map for all devices.

Table 6-2. Memory Organization⁽¹⁾

		MSP430F5325, MSP430F5324	MSP430F5327, MSP430F5326	MSP430F5329, MSP430F5328
Memory (flash) Main: interrupt vector	Total Size	64KB 00FFFFh to 00FF80h	96KB 00FFFFh to 00FF80h	128KB 00FFFFh to 00FF80h
Main: code memory	Bank D	N/A	N/A	32KB 0243FFh to 01C400h
	Bank C	N/A	32KB 01C3FFh to 014400h	32KB 01C3FFh to 014400h
	Bank B	32KB 0143FFh to 00C400h	32KB 0143FFh to 00C400h	32KB 0143FFh to 00C400h
	Bank A	32KB 00C3FFh to 004400h	32KB 00C3FFh to 004400h	32KB 00C3FFh to 004400h
RAM	Sector 3	N/A	N/A	2 KB 0043FFh to 003C00h
	Sector 2	N/A	2KB 003BFFh to 003400h	2KB 003BFFh to 003400h
	Sector 1	2KB 0033FFh to 002C00h	2KB 0033FFh to 002C00h	2KB 0033FFh to 002C00h
	Sector 0	2KB 002BFFh to 002400h	2KB 002BFFh to 002400h	2KB 002BFFh to 002400h
	Sector 7	2KB 0023FFh to 001C00h	2KB 0023FFh to 001C00h	2KB 0023FFh to 001C00h
Information memory (flash)	Info A	128 B 0019FFh to 001980h	128 B 0019FFh to 001980h	128 B 0019FFh to 001980h
	Info B	128 B 00197Fh to 001900h	128 B 00197Fh to 001900h	128 B 00197Fh to 001900h
	Info C	128 B 0018FFh to 001880h	128 B 0018FFh to 001880h	128 B 0018FFh to 001880h
	Info D	128 B 00187Fh to 001800h	128 B 00187Fh to 001800h	128 B 00187Fh to 001800h
Bootloader (BSL) memory (flash)	BSL 3	512 B 0017FFh to 001600h	512 B 0017FFh to 001600h	512 B 0017FFh to 001600h
	BSL 2	512 B 0015FFh to 001400h	512 B 0015FFh to 001400h	512 B 0015FFh to 001400h
	BSL 1	512 B 0013FFh to 001200h	512 B 0013FFh to 001200h	512 B 0013FFh to 001200h
	BSL 0	512 B 0011FFh to 001000h	512 B 0011FFh to 001000h	512 B 0011FFh to 001000h
Peripherals	Size	4KB 000FFFh to 0h	4KB 000FFFh to 0h	4KB 000FFFh to 0h

(1) N/A = Not available.

6.5 Bootloader (BSL)

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory through the BSL is protected by a user-defined password. Use of the BSL requires four pins (see [Table 6-3](#)). BSL entry requires a specific entry sequence on the $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ and $\text{TEST}/\text{SBWTCK}$ pins. For complete description of the features of the BSL and its implementation, see [MSP430 Programming With the Bootloader \(BSL\)](#).

Table 6-3. BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
$\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$	Entry sequence signal
$\text{TEST}/\text{SBWTCK}$	Entry sequence signal
P1.1	Data transmit
P1.2	Data receive
VCC	Power supply
VSS	Ground supply

6.6 JTAG Operation

6.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface, which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The $\text{TEST}/\text{SBWTCK}$ pin enables the JTAG signals. In addition to these signals, the $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ is required to interface with MSP430 development tools and device programmers. [Table 6-4](#) lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#). For complete description of the features of the JTAG interface and its implementation, see [MSP430 Programming With the JTAG Interface](#).

Table 6-4. JTAG Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN	JTAG clock input
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	IN	JTAG data input, TCLK input
PJ.0/TDO	OUT	JTAG data output
$\text{TEST}/\text{SBWTCK}$	IN	Enable JTAG pins
$\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$	IN	External reset
VCC		Power supply
VSS		Ground supply

6.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. [Table 6-5](#) lists the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#). For complete description of the features of the JTAG interface and its implementation, see [MSP430 Programming With the JTAG Interface](#).

Table 6-5. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWDIO	IN, OUT	Spy-Bi-Wire data input/output
VCC		Power supply
VSS		Ground supply

6.7 Flash Memory ([Link to User's Guide](#))

The flash memory can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called *information memory*.
- Segment A can be locked separately.

6.8 RAM ([Link to User's Guide](#))

The RAM is made up of n sectors. Each sector can be completely powered down to save leakage; however, all data are lost. Features of the RAM include:

- RAM has n sectors. The size of a sector can be found in [Section 6.4](#).
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.

6.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be managed using all instructions. For complete module descriptions, see the [MSP430F5xx and MSP430F6xx Family User's Guide](#).

6.9.1 Digital I/O ([Link to User's Guide](#))

Up to eight 8-bit I/O ports are implemented: for 80-pin PN options, P1, P2, P3, P4, P5, P6, and P7 are complete, and P8 is reduced to 3-bit I/O. For 80-pin ZQE and 64-pin RGC options, P3 and P5 are reduced to 5-bit I/O and 6-bit I/O, respectively, and P7 and P8 are completely removed. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wake-up input capability is available for all bits of ports P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P8) or word-wise in pairs (PA through PD).

6.9.2 Port Mapping Controller ([Link to User's Guide](#))

The port mapping controller allows the flexible and reconfigurable mapping of digital functions to port P4 (see [Table 6-6](#)). [Table 6-7](#) lists the default settings for all pins that support port mapping.

Table 6-6. Port Mapping Mnemonics and Functions

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION
0	PM_NONE	None	DVSS
1	PM_CBOUT0	–	Comparator_B output
	PM_TB0CLK	TB0 clock input	–
2	PM_ADC12CLK	–	ADC12CLK
	PM_DMAE0	DMAE0 input	–
3	PM_SVMOUT	–	SVM output
	PM_TB0OUTH	TB0 high-impedance input TB0OUTH	–
4	PM_TB0CCR0A	TB0 CCR0 capture input CCI0A	TB0 CCR0 compare output Out0
5	PM_TB0CCR1A	TB0 CCR1 capture input CCI1A	TB0 CCR1 compare output Out1
6	PM_TB0CCR2A	TB0 CCR2 capture input CCI2A	TB0 CCR2 compare output Out2
7	PM_TB0CCR3A	TB0 CCR3 capture input CCI3A	TB0 CCR3 compare output Out3
8	PM_TB0CCR4A	TB0 CCR4 capture input CCI4A	TB0 CCR4 compare output Out4
9	PM_TB0CCR5A	TB0 CCR5 capture input CCI5A	TB0 CCR5 compare output Out5
10	PM_TB0CCR6A	TB0 CCR6 capture input CCI6A	TB0 CCR6 compare output Out6
11	PM_UCA1RXD	USCI_A1 UART RXD (Direction controlled by USCI – input)	
	PM_UCA1SOMI	USCI_A1 SPI slave out master in (direction controlled by USCI)	
12	PM_UCA1TXD	USCI_A1 UART TXD (Direction controlled by USCI – output)	
	PM_UCA1SIMO	USCI_A1 SPI slave in master out (direction controlled by USCI)	
13	PM_UCA1CLK	USCI_A1 clock input/output (direction controlled by USCI)	
	PM_UCB1STE	USCI_B1 SPI slave transmit enable (direction controlled by USCI)	
14	PM_UCB1SOMI	USCI_B1 SPI slave out master in (direction controlled by USCI)	
	PM_UCB1SCL	USCI_B1 I ² C clock (open drain and direction controlled by USCI)	
15	PM_UCB1SIMO	USCI_B1 SPI slave in master out (direction controlled by USCI)	
	PM_UCB1SDA	USCI_B1 I ² C data (open drain and direction controlled by USCI)	
16	PM_UCB1CLK	USCI_B1 clock input/output (direction controlled by USCI)	
	PM_UCA1STE	USCI_A1 SPI slave transmit enable (direction controlled by USCI)	
17	PM_CBOUT1	None	Comparator_B output
18	PM_MCLK	None	MCLK
19–30	Reserved	None	DVSS
31 (0FFh) ⁽¹⁾	PM_ANALOG	Disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.	

(1) The value of the PM_ANALOG mnemonic is set to 0FFh. The port mapping registers are 5 bits wide, and the upper bits are ignored, which results in a read value of 31.

Table 6-7. Default Mapping

PIN	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION
P4.0/P4MAP0	PM_UCB1STE/PM_UCA1CLK	USCI_B1 SPI slave transmit enable (direction controlled by USCI) USCI_A1 clock input/output (direction controlled by USCI)	
P4.1/P4MAP1	PM_UCB1SIMO/PM_UCB1SDA	USCI_B1 SPI slave in master out (direction controlled by USCI) USCI_B1 I ² C data (open drain and direction controlled by USCI)	
P4.2/P4MAP2	PM_UCB1SOMI/PM_UCB1SCL	USCI_B1 SPI slave out master in (direction controlled by USCI) USCI_B1 I ² C clock (open drain and direction controlled by USCI)	
P4.3/P4MAP3	PM_UCB1CLK/PM_UCA1STE	USCI_A1 SPI slave transmit enable (direction controlled by USCI) USCI_B1 clock input/output (direction controlled by USCI)	
P4.4/P4MAP4	PM_UCA1TXD/PM_UCA1SIMO	USCI_A1 UART TXD (Direction controlled by USCI - output) USCI_A1 SPI slave in master out (direction controlled by USCI)	
P4.5/P4MAP5	PM_UCA1RXD/PM_UCA1SOMI	USCI_A1 UART RXD (Direction controlled by USCI - input) USCI_A1 SPI slave out master in (direction controlled by USCI)	
P4.6/P4MAP6	PM_NONE	None	DVSS
P4.7/P4MAP7	PM_NONE	None	DVSS

6.9.3 Oscillator and System Clock ([Link to User's Guide](#))

The clock system in the MSP430F532x family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode only; XT1 HF mode is not supported), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator XT2. The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency-locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turnon clock source and stabilizes in 3.5 μ s (typical). The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (XT1), a high-frequency crystal (XT2), the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

6.9.4 Power-Management Module (PMM) ([Link to User's Guide](#))

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS/SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (the device is not automatically reset). SVS and SVM circuitry are available on the primary supply and core supply.

6.9.5 Hardware Multiplier (MPY) ([Link to User's Guide](#))

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

6.9.6 Real-Time Clock (RTC_A) [\(Link to User's Guide\)](#)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.

6.9.7 Watchdog Timer (WDT_A) [\(Link to User's Guide\)](#)

The primary function of the WDT_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

6.9.8 System Module (SYS) [\(Link to User's Guide\)](#)

The SYS module handles many of the system functions within the device. These functions include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, bootloader entry mechanisms, and configuration management (device descriptors). The SYS module also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application. [Table 6-8](#) lists the SYS module interrupt vector registers.

Table 6-8. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
SYSRSTIV, System Reset	019Eh	No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		$\overline{\text{RST}}$ /NMI (POR)	04h	
		PMMSWBOR (BOR)	06h	
		Wake up from LPMx.5	08h	
		Security violation (BOR)	0Ah	
		SVSL (POR)	0Ch	
		SVSH (POR)	0Eh	
		SVML_OVP (POR)	10h	
		SVMH_OVP (POR)	12h	
		PMMSWPOR (POR)	14h	
		WDT time-out (PUC)	16h	
		WDT password violation (PUC)	18h	
		KEYV flash password violation (PUC)	1Ah	
		Reserved	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMM password violation (PUC)	20h	
		Reserved	22h to 3Eh	Lowest

Table 6-8. System Module Interrupt Vector Registers (continued)

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
SYSSNIV, System NMI	019Ch	No interrupt pending	00h	
		SVMLIFG	02h	Highest
		SVMHIFG	04h	
		SVSMLDLYIFG	06h	
		SVSMHDLIFG	08h	
		VMAIFG	0Ah	
		JMBINIFG	0Ch	
		JMBOUTIFG	0Eh	
		SVMLVLRIFG	10h	
		SVMHVLRIIFG	12h	
		Reserved	14h to 1Eh	Lowest
SYSUNIV, User NMI	019Ah	No interrupt pending	00h	
		NMIIFG	02h	Highest
		OFIFG	04h	
		ACCVIFG	06h	
		Reserved	08h	
		Reserved	0Ah to 1Eh	Lowest

6.9.9 DMA Controller [\(Link to User's Guide\)](#)

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral. [Table 6-9](#) lists the available DMA triggers.

Table 6-9. DMA Trigger Assignments⁽¹⁾

TRIGGER	CHANNEL		
	0	1	2
0	DMAREQ	DMAREQ	DMAREQ
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG
5	TA2CCR0 CCIFG	TA2CCR0 CCIFG	TA2CCR0 CCIFG
6	TA2CCR2 CCIFG	TA2CCR2 CCIFG	TA2CCR2 CCIFG
7	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG
8	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG
9	Reserved	Reserved	Reserved
10	Reserved	Reserved	Reserved
11	Reserved	Reserved	Reserved
12	Reserved	Reserved	Reserved
13	Reserved	Reserved	Reserved
14	Reserved	Reserved	Reserved
15	Reserved	Reserved	Reserved
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG

(1) If a reserved trigger source is selected, no trigger is generated.

Table 6-9. DMA Trigger Assignments⁽¹⁾ (continued)

TRIGGER	CHANNEL		
	0	1	2
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG
20	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG
21	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG
22	UCB1RXIFG	UCB1RXIFG	UCB1RXIFG
23	UCB1TXIFG	UCB1TXIFG	UCB1TXIFG
24	ADC12IFGx	ADC12IFGx	ADC12IFGx
25	Reserved	Reserved	Reserved
26	Reserved	Reserved	Reserved
27	Reserved	Reserved	Reserved
28	Reserved	Reserved	Reserved
29	MPY ready	MPY ready	MPY ready
30	DMA2IFG	DMA0IFG	DMA1IFG
31	DMAE0	DMAE0	DMAE0

6.9.10 Universal Serial Communication Interface (USCI) (Links to User's Guide: [UART Mode](#), [SPI Mode](#), [I²C Mode](#))

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3- or 4-pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baud-rate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI_An module provides support for SPI (3- or 4-pin), UART, enhanced UART, or IrDA.

The USCI_Bn module provides support for SPI (3- or 4-pin) or I²C.

The MSP430F532x series includes two complete USCI modules (n = 0, 1).

6.9.11 TA0 [\(Link to User's Guide\)](#)

TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compares. TA0 can support multiple capture/compares, PWM outputs, and interval timing (see [Table 6-10](#)). TA0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compares.

Table 6-10. TA0 Signal Connections

INPUT PIN NUMBER		DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER	
RGC, ZQE	PN						RGC, ZQE	PN
18, H2-P1.0	21-P1.0	TA0CLK	TACLK	Timer	NA	NA		
		ACLK (internal)	ACLK					
		SMCLK (internal)	SMCLK					
18, H2-P1.0	21-P1.0	TA0CLK	$\overline{\text{TACLK}}$					
19, H3-P1.1	22-P1.1	TA0.0	CCI0A	CCR0	TA0	TA0.0	19, H3-P1.1	22-P1.1
		DV _{SS}	CCI0B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
20, J3-P1.2	23-P1.2	TA0.1	CCI1A	CCR1	TA1	TA0.1	20, J3-P1.2	23-P1.2
		CBOUT (internal)	CCI1B				ADC12 (internal) ADC12SHSx = {1}	ADC12 (internal) ADC12SHSx = {1}
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
21, G4-P1.3	24-P1.3	TA0.2	CCI2A	CCR2	TA2	TA0.2	21, G4-P1.3	24-P1.3
		ACLK (internal)	CCI2B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
22, H4-P1.4	25-P1.4	TA0.3	CCI3A	CCR3	TA3	TA0.3	22, H4-P1.4	25-P1.4
		DV _{SS}	CCI3B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
23, J4-P1.5	26-P1.5	TA0.4	CCI4A	CCR4	TA4	TA0.4	23, J4-P1.5	26-P1.5
		DV _{SS}	CCI4B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					

6.9.12 TA1 (Link to User's Guide)

TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compares. TA1 can support multiple capture/compares, PWM outputs, and interval timing (see [Table 6-11](#)). TA1 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compares.

Table 6-11. TA1 Signal Connections

INPUT PIN NUMBER		DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER	
RGC, ZQE	PN						RGC, ZQE	PN
24, G5-P1.6	27-P1.6	TA1CLK	TACLK	Timer	NA	NA		
		ACLK (internal)	ACLK					
		SMCLK (internal)	SMCLK					
24, G5-P1.6	27-P1.6	TA1CLK	$\overline{\text{TACLK}}$					
25, H5-P1.7	28-P1.7	TA1.0	CCI0A	CCR0	TA0	TA1.0	25, H5-P1.7	28-P1.7
		DV _{SS}	CCI0B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
26, J5-P2.0	29-P2.0	TA1.1	CCI1A	CCR1	TA1	TA1.1	26, J5-P2.0	29-P2.0
		CBOUT (internal)	CCI1B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
27, G6-P2.1	30-P2.1	TA1.2	CCI2A	CCR2	TA2	TA1.2	27, G6-P2.1	30-P2.1
		ACLK (internal)	CCI2B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					

6.9.13 TA2 [\(Link to User's Guide\)](#)

TA2 is a 16-bit timer/counter (Timer_A type) with three capture/compares. TA2 can support multiple capture/compares, PWM outputs, and interval timing (see [Table 6-12](#)). TA2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compares.

Table 6-12. TA2 Signal Connections

INPUT PIN NUMBER		DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER	
RGC, ZQE	PN						RGC, ZQE	PN
28, J6-P2.2	31-P2.2	TA2CLK	TACLK	Timer	NA	NA		
		ACLK (internal)	ACLK					
		SMCLK (internal)	SMCLK					
28, J6-P2.2	31-P2.2	TA2CLK	$\overline{\text{TACLK}}$	CCR0	TA0	TA2.0	29, H6-P2.3	32-P2.3
29, H6-P2.3	32-P2.3	TA2.0	CCI0A					
		DV _{SS}	CCI0B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}	CCR1	TA1	TA2.1	30, J7-P2.4	33-P2.4
30, J7-P2.4	33-P2.4	TA2.1	CCI1A					
		CBOUT (internal)	CCI1B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}	CCR2	TA2	TA2.2	31, J8-P2.5	34-P2.5
31, J8-P2.5	34-P2.5	TA2.2	CCI2A					
		ACLK (internal)	CCI2B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					

6.9.14 TB0 (Link to User's Guide)

TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compares. TB0 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-13). TB0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compares.

Table 6-13. TB0 Signal Connections

INPUT PIN NUMBER		DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER	
RGC, ZQE ⁽¹⁾	PN						RGC, ZQE ⁽¹⁾	PN
	60-P7.7	TB0CLK	TBCLK	Timer	NA	NA		
		ACLK (internal)	ACLK					
		SMCLK (internal)	SMCLK					
	60-P7.7	TB0CLK	$\overline{\text{TBCLK}}$	CCR0	TB0	TB0.0		
	55-P5.6	TB0.0	CCI0A					55-P5.6
	55-P5.6	TB0.0	CCI0B				ADC12 (internal) ADC12SHSx = {2}	ADC12 (internal) ADC12SHSx = {2}
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
	56-P5.7	TB0.1	CCI1A	CCR1	TB1	TB0.1		56-P5.7
		CBOU (internal)	CCI1B				ADC12 (internal) ADC12SHSx = {3}	ADC12 (internal) ADC12SHSx = {3}
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
	57-P7.4	TB0.2	CCI2A	CCR2	TB2	TB0.2		57-P7.4
	57-P7.4	TB0.2	CCI2B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
	58-P7.5	TB0.3	CCI3A	CCR3	TB3	TB0.3		58-P7.5
	58-P7.5	TB0.3	CCI3B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
	59-P7.6	TB0.4	CCI4A	CCR4	TB4	TB0.4		59-P7.6
	59-P7.6	TB0.4	CCI4B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
	42-P3.5	TB0.5	CCI5A	CCR5	TB5	TB0.5		42-P3.5
	42-P3.5	TB0.5	CCI5B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
	43-P3.6	TB0.6	CCI6A	CCR6	TB6	TB0.6		43-P3.6
		ACLK (internal)	CCI6B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					

(1) Timer functions are selectable through the port mapping controller.

6.9.15 Comparator_B ([Link to User's Guide](#))

The primary function of the Comparator_B module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

6.9.16 ADC12_A ([Link to User's Guide](#))

The ADC12_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

6.9.17 CRC16 ([Link to User's Guide](#))

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

6.9.18 REF Voltage Reference ([Link to User's Guide](#))

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

6.9.19 Embedded Emulation Module (EEM) ([Link to User's Guide](#))

The EEM supports real-time in-system debugging. The L version of the EEM has the following features:

- Eight hardware triggers or breakpoints on memory access
- Two hardware trigger or breakpoint on CPU write access
- Up to 10 hardware triggers can be combined to form complex triggers or breakpoints
- Two cycle counters
- Sequencer
- State storage
- Clock control on module level

6.9.20 Peripheral File Map

Table 6-14 lists the base address and offset range for each module. Table 6-15 through Table 6-43 list all of the available registers for each module.

Table 6-14. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 6-15)	0100h	000h to 01Fh
PMM (see Table 6-16)	0120h	000h to 010h
Flash Control (see Table 6-17)	0140h	000h to 00Fh
CRC16 (see Table 6-18)	0150h	000h to 007h
RAM Control (see Table 6-19)	0158h	000h to 001h
Watchdog (see Table 6-20)	015Ch	000h to 001h
UCS (see Table 6-21)	0160h	000h to 01Fh
SYS (see Table 6-22)	0180h	000h to 01Fh
Shared Reference (see Table 6-23)	01B0h	000h to 001h
Port Mapping Control (see Table 6-24)	01C0h	000h to 002h
Port Mapping Port P4 (see Table 6-24)	01E0h	000h to 007h
Port P1, P2 (see Table 6-25)	0200h	000h to 01Fh
Port P3, P4 (see Table 6-26)	0220h	000h to 00Bh
Port P5, P6 (see Table 6-27)	0240h	000h to 00Bh
Port P7, P8 (see Table 6-28)	0260h	000h to 00Bh
Port PJ (see Table 6-29)	0320h	000h to 01Fh
TA0 (see Table 6-30)	0340h	000h to 02Eh
TA1 (see Table 6-31)	0380h	000h to 02Eh
TB0 (see Table 6-32)	03C0h	000h to 02Eh
TA2 (see Table 6-33)	0400h	000h to 02Eh
Real-Time Clock (RTC_A) (see Table 6-34)	04A0h	000h to 01Bh
32-Bit Hardware Multiplier (see Table 6-35)	04C0h	000h to 02Fh
DMA General Control (see Table 6-36)	0500h	000h to 00Fh
DMA Channel 0 (see Table 6-36)	0510h	000h to 00Ah
DMA Channel 1 (see Table 6-36)	0520h	000h to 00Ah
DMA Channel 2 (see Table 6-36)	0530h	000h to 00Ah
USCI_A0 (see Table 6-37)	05C0h	000h to 01Fh
USCI_B0 (see Table 6-38)	05E0h	000h to 01Fh
USCI_A1 (see Table 6-39)	0600h	000h to 01Fh
USCI_B1 (see Table 6-40)	0620h	000h to 01Fh
ADC12_A (see Table 6-41)	0700h	000h to 03Eh
Comparator_B (see Table 6-42)	08C0h	000h to 00Fh
LDO-PWR and Port U configuration (see Table 6-43)	0900h	000h to 014h

Table 6-15. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 6-16. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high-side control	SVSMHCTL	04h
SVS low-side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh
PMM power mode 5 control	PM5CTL0	10h

Table 6-17. Flash Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

Table 6-18. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 6-19. RAM Control Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

Table 6-20. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 6-21. UCS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh
UCS control 8	UCSCTL8	10h

Table 6-22. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootloader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

Table 6-23. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

**Table 6-24. Port Mapping Registers
(Base Address of Port Mapping Control: 01C0h, Port P4: 01E0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port mapping key/ID	PMAPKEYID	00h
Port mapping control	PMAPCTL	02h
Port P4.0 mapping	P4MAP0	00h
Port P4.1 mapping	P4MAP1	01h
Port P4.2 mapping	P4MAP2	02h
Port P4.3 mapping	P4MAP3	03h
Port P4.4 mapping	P4MAP4	04h
Port P4.5 mapping	P4MAP5	05h
Port P4.6 mapping	P4MAP6	06h
Port P4.7 mapping	P4MAP7	07h

Table 6-25. Port P1, P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 resistor enable	P1REN	06h
Port P1 drive strength	P1DS	08h
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 resistor enable	P2REN	07h
Port P2 drive strength	P2DS	09h
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 6-26. Port P3, P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 resistor enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 resistor enable	P4REN	07h
Port P4 drive strength	P4DS	09h
Port P4 selection	P4SEL	0Bh

Table 6-27. Port P5, P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 resistor enable	P5REN	06h
Port P5 drive strength	P5DS	08h
Port P5 selection	P5SEL	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 resistor enable	P6REN	07h
Port P6 drive strength	P6DS	09h
Port P6 selection	P6SEL	0Bh

Table 6-28. Port P7, P8 Registers (Base Address: 0260h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 resistor enable	P7REN	06h
Port P7 drive strength	P7DS	08h
Port P7 selection	P7SEL	0Ah
Port P8 input	P8IN	01h
Port P8 output	P8OUT	03h
Port P8 direction	P8DIR	05h
Port P8 resistor enable	P8REN	07h
Port P8 drive strength	P8DS	09h
Port P8 selection	P8SEL	0Bh

Table 6-29. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ resistor enable	PJREN	06h
Port PJ drive strength	PJDS	08h

Table 6-30. TA0 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h
Capture/compare control 4	TA0CCTL4	0Ah
TA0 counter	TA0R	10h
Capture/compare 0	TA0CCR0	12h
Capture/compare 1	TA0CCR1	14h
Capture/compare 2	TA0CCR2	16h
Capture/compare 3	TA0CCR3	18h
Capture/compare 4	TA0CCR4	1Ah
TA0 expansion 0	TA0EX0	20h
TA0 interrupt vector	TA0IV	2Eh

Table 6-31. TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter	TA1R	10h
Capture/compare 0	TA1CCR0	12h
Capture/compare 1	TA1CCR1	14h
Capture/compare 2	TA1CCR2	16h
TA1 expansion 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

Table 6-32. TB0 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TB0CCTL0	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 counter	TB0R	10h
Capture/compare 0	TB0CCR0	12h
Capture/compare 1	TB0CCR1	14h
Capture/compare 2	TB0CCR2	16h
Capture/compare 3	TB0CCR3	18h
Capture/compare 4	TB0CCR4	1Ah
Capture/compare 5	TB0CCR5	1Ch
Capture/compare 6	TB0CCR6	1Eh
TB0 expansion 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh

Table 6-33. TA2 Registers (Base Address: 0400h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
Capture/compare control 2	TA2CCTL2	06h
TA2 counter	TA2R	10h
Capture/compare 0	TA2CCR0	12h
Capture/compare 1	TA2CCR1	14h
Capture/compare 2	TA2CCR2	16h
TA2 expansion 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Eh

Table 6-34. Real-Time Clock Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC control 1	RTCCTL1	01h
RTC control 2	RTCCTL2	02h
RTC control 3	RTCCTL3	03h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds/counter 1	RTCSEC/RTCNT1	10h
RTC minutes/counter 2	RTCMIN/RTCNT2	11h
RTC hours/counter 3	RTCHOUR/RTCNT3	12h
RTC day of week/counter 4	RTCDOW/RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year low	RTCYEARL	16h
RTC year high	RTCYEARH	17h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm day	RTCADAY	1Bh

Table 6-35. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 × 16 result low word	RESLO	0Ah
16 × 16 result high word	RESHI	0Ch
16 × 16 sum extension	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 × 32 result 1	RES1	26h
32 × 32 result 2	RES2	28h
32 × 32 result 3 – most significant word	RES3	2Ah
MPY32 control 0	MPY32CTL0	2Ch

Table 6-36. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 6-37. USCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA0CTL1	00h
USCI control 0	UCA0CTL0	01h
USCI baud rate 0	UCA0BR0	06h
USCI baud rate 1	UCA0BR1	07h
USCI modulation control	UCA0MCTL	08h
USCI status	UCA0STAT	0Ah
USCI receive buffer	UCA0RXBUF	0Ch
USCI transmit buffer	UCA0TXBUF	0Eh
USCI LIN control	UCA0ABCTL	10h
USCI IrDA transmit control	UCA0IRTCTL	12h
USCI IrDA receive control	UCA0IRRCTL	13h
USCI interrupt enable	UCA0IE	1Ch
USCI interrupt flags	UCA0IFG	1Dh
USCI interrupt vector word	UCA0IV	1Eh

Table 6-38. USCI_B0 Registers (Base Address: 05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB0CTL1	00h
USCI synchronous control 0	UCB0CTL0	01h
USCI synchronous bit rate 0	UCB0BR0	06h
USCI synchronous bit rate 1	UCB0BR1	07h
USCI synchronous status	UCB0STAT	0Ah
USCI synchronous receive buffer	UCB0RXBUF	0Ch
USCI synchronous transmit buffer	UCB0TXBUF	0Eh
USCI I2C own address	UCB0I2COA	10h
USCI I2C slave address	UCB0I2CSA	12h
USCI interrupt enable	UCB0IE	1Ch
USCI interrupt flags	UCB0IFG	1Dh
USCI interrupt vector word	UCB0IV	1Eh

Table 6-39. USCI_A1 Registers (Base Address: 0600h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA1CTL1	00h
USCI control 0	UCA1CTL0	01h
USCI baud rate 0	UCA1BR0	06h
USCI baud rate 1	UCA1BR1	07h
USCI modulation control	UCA1MCTL	08h
USCI status	UCA1STAT	0Ah
USCI receive buffer	UCA1RXBUF	0Ch
USCI transmit buffer	UCA1TXBUF	0Eh
USCI LIN control	UCA1ABCTL	10h
USCI IrDA transmit control	UCA1IRTCTL	12h
USCI IrDA receive control	UCA1IRRCTL	13h
USCI interrupt enable	UCA1IE	1Ch
USCI interrupt flags	UCA1IFG	1Dh
USCI interrupt vector word	UCA1IV	1Eh

Table 6-40. USCI_B1 Registers (Base Address: 0620h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB1CTL1	00h
USCI synchronous control 0	UCB1CTL0	01h
USCI synchronous bit rate 0	UCB1BR0	06h
USCI synchronous bit rate 1	UCB1BR1	07h
USCI synchronous status	UCB1STAT	0Ah
USCI synchronous receive buffer	UCB1RXBUF	0Ch
USCI synchronous transmit buffer	UCB1TXBUF	0Eh
USCI I2C own address	UCB1I2COA	10h
USCI I2C slave address	UCB1I2CSA	12h
USCI interrupt enable	UCB1IE	1Ch
USCI interrupt flags	UCB1IFG	1Dh
USCI interrupt vector word	UCB1IV	1Eh

Table 6-41. ADC12_A Registers (Base Address: 0700h)

REGISTER DESCRIPTION	REGISTER	OFFSET
ADC control 0	ADC12CTL0	00h
ADC control 1	ADC12CTL1	02h
ADC control 2	ADC12CTL2	04h
ADC interrupt flag	ADC12IFG	0Ah
ADC interrupt enable	ADC12IE	0Ch
ADC interrupt vector word	ADC12IV	0Eh
ADC memory control 0	ADC12MCTL0	10h
ADC memory control 1	ADC12MCTL1	11h
ADC memory control 2	ADC12MCTL2	12h
ADC memory control 3	ADC12MCTL3	13h
ADC memory control 4	ADC12MCTL4	14h
ADC memory control 5	ADC12MCTL5	15h
ADC memory control 6	ADC12MCTL6	16h
ADC memory control 7	ADC12MCTL7	17h
ADC memory control 8	ADC12MCTL8	18h
ADC memory control 9	ADC12MCTL9	19h
ADC memory control 10	ADC12MCTL10	1Ah
ADC memory control 11	ADC12MCTL11	1Bh
ADC memory control 12	ADC12MCTL12	1Ch
ADC memory control 13	ADC12MCTL13	1Dh
ADC memory control 14	ADC12MCTL14	1Eh
ADC memory control 15	ADC12MCTL15	1Fh
Conversion memory 0	ADC12MEM0	20h
Conversion memory 1	ADC12MEM1	22h
Conversion memory 2	ADC12MEM2	24h
Conversion memory 3	ADC12MEM3	26h
Conversion memory 4	ADC12MEM4	28h
Conversion memory 5	ADC12MEM5	2Ah
Conversion memory 6	ADC12MEM6	2Ch
Conversion memory 7	ADC12MEM7	2Eh
Conversion memory 8	ADC12MEM8	30h
Conversion memory 9	ADC12MEM9	32h
Conversion memory 10	ADC12MEM10	34h
Conversion memory 11	ADC12MEM11	36h
Conversion memory 12	ADC12MEM12	38h
Conversion memory 13	ADC12MEM13	3Ah
Conversion memory 14	ADC12MEM14	3Ch
Conversion memory 15	ADC12MEM15	3Eh

Table 6-42. Comparator_B Registers (Base Address: 08C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Comp_B control 0	CBCTL0	00h
Comp_B control 1	CBCTL1	02h
Comp_B control 2	CBCTL2	04h
Comp_B control 3	CBCTL3	06h
Comp_B interrupt	CBINT	0Ch
Comp_B interrupt vector word	CBIV	0Eh

Table 6-43. LDO and Port U Configuration Registers (Base Address: 0900h)

REGISTER DESCRIPTION	REGISTER	OFFSET
LDO key/ID	LDOKEYPID	00h
PU port control	PUCTL	04h
LDO power control	LDOPWRCTL	08h

6.10 Input/Output Diagrams

6.10.1 Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger

Figure 6-2 shows the port diagram. Table 6-44 summarizes the selection of the pin functions.




Figure 6-2. Port P1 (P1.0 to P1.7) Diagram

Table 6-44. Port P1 (P1.0 to P1.7) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS OR SIGNALS	
			P1DIR.x	P1SEL.x
P1.0/TA0CLK/ACLK	0	P1.0 (I/O)	I: 0; O: 1	0
		TA0CLK	0	1
		ACLK	1	1
P1.1/TA0.0	1	P1.1 (I/O)	I: 0; O: 1	0
		TA0.CCI0A	0	1
		TA0.0	1	1
P1.2/TA0.1	2	P1.2 (I/O)	I: 0; O: 1	0
		TA0.CCI1A	0	1
		TA0.1	1	1
P1.3/TA0.2	3	P1.3 (I/O)	I: 0; O: 1	0
		TA0.CCI2A	0	1
		TA0.2	1	1
P1.4/TA0.3	4	P1.4 (I/O)	I: 0; O: 1	0
		TA0.CCI3A	0	1
		TA0.3	1	1
P1.5/TA0.4	5	P1.5 (I/O)	I: 0; O: 1	0
		TA0.CCI4A	0	1
		TA0.4	1	1
P1.6/TA1CLK/CBOUT	6	P1.6 (I/O)	I: 0; O: 1	0
		TA1CLK	0	1
		CBOUT comparator B	1	1
P1.7/TA1.0	7	P1.7 (I/O)	I: 0; O: 1	0
		TA1.CCI0A	0	1
		TA1.0	1	1

6.10.2 Port P2 (P2.0 to P2.7) Input/Output With Schmitt Trigger

Figure 6-3 shows the port diagram. Table 6-45 summarizes the selection of the pin functions.




Figure 6-3. Port P2 (P2.0 to P2.7) Diagram

Table 6-45. Port P2 (P2.0 to P2.7) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾	
			P2DIR.x	P2SEL.x
P2.0/TA1.1	0	P2.0 (I/O)	I: 0; O: 1	0
		TA1.CCI1A	0	1
		TA1.1	1	1
P2.1/TA1.2	1	P2.1 (I/O)	I: 0; O: 1	0
		TA1.CCI2A	0	1
		TA1.2	1	1
P2.2/TA2CLK/SMCLK	2	P2.2 (I/O)	I: 0; O: 1	0
		TA2CLK	0	1
		SMCLK	1	1
P2.3/TA2.0	3	P2.3 (I/O)	I: 0; O: 1	0
		TA2.CCI0A	0	1
		TA2.0	1	1
P2.4/TA2.1	4	P2.4 (I/O)	I: 0; O: 1	0
		TA2.CCI1A	0	1
		TA2.1	1	1
P2.5/TA2.2	5	P2.5 (I/O)	I: 0; O: 1	0
		TA2.CCI2A	0	1
		TA2.2	1	1
P2.6/RTCCLK/DMAE0	6	P2.6 (I/O)	I: 0; O: 1	0
		DMAE0	0	1
		RTCCLK	1	1
P2.7/UCB0STE/UCA0CLK	7	P2.7 (I/O)	I: 0; O: 1	0
		UCB0STE/UCA0CLK ^{(2) (3)}	X	1

(1) X = Don't care

(2) The pin direction is controlled by the USCI module.

(3) UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

6.10.3 Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger

Figure 6-4 shows the port diagram. Table 6-46 summarizes the selection of the pin functions.




Table 6-46. Port P3 (P3.0 to P3.7) Pin Functions

PIN NAME (P3.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾	
			P3DIR.x	P3SEL.x
P3.0/UCB0SIMO/UCB0SDA	0	P3.0 (I/O)	I: 0; O: 1	0
		UCB0SIMO/UCB0SDA ^{(2) (3)}	X	1
P3.1/UCB0SOMI/UCB0SCL	1	P3.1 (I/O)	I: 0; O: 1	0
		UCB0SOMI/UCB0SCL ^{(2) (3)}	X	1
P3.2/UCB0CLK/UCA0STE	2	P3.2 (I/O)	I: 0; O: 1	0
		UCB0CLK/UCA0STE ^{(2) (4)}	X	1
P3.3/UCA0TXD/UCA0SIMO	3	P3.3 (I/O)	I: 0; O: 1	0
		UCA0TXD/UCA0SIMO ⁽²⁾	X	1
P3.4/UCA0RXD/UCA0SOMI	4	P3.4 (I/O)	I: 0; O: 1	0
		UCA0RXD/UCA0SOMI ⁽²⁾	X	1
P3.5/TB0.5 ⁽⁵⁾	5	P3.5 (I/O)	I: 0; O: 1	0
		TB0.CCI5A	0	1
		TB0.5	1	1
P3.6/TB0.6 ⁽⁵⁾	6	P3.6 (I/O)	I: 0; O: 1	0
		TB0.CCI6A	0	1
		TB0.6	1	1
P3.7/TB0OUTH/SVMOUT ⁽⁵⁾	7	P3.7 (I/O)	I: 0; O: 1	0
		TB0OUTH	0	1
		SVMOUT	1	1

(1) X = Don't care

(2) The pin direction is controlled by the USCI module.

(3) If the I²C functionality is selected, the output drives only the logical 0 to V_{SS} level.

(4) UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

(5) F5329, F5327, F5325 devices only.

6.10.4 Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger

Figure 6-5 shows the port diagram. Table 6-47 summarizes the selection of the pin functions.




Figure 6-5. Port P4 (P4.0 to P4.7) Diagram

Table 6-47. Port P4 (P4.0 to P4.7) Pin Functions

PIN NAME (P4.x)	x	FUNCTION	CONTROL BITS OR SIGNALS		
			P4DIR.x ⁽¹⁾	P4SEL.x	P4MAPx
P4.0/P4MAP0	0	P4.0 (I/O)	I: 0; O: 1	0	X
		Mapped secondary digital function	X	1	≤ 30
P4.1/P4MAP1	1	P4.1 (I/O)	I: 0; O: 1	0	X
		Mapped secondary digital function	X	1	≤ 30
P4.2/P4MAP2	2	P4.2 (I/O)	I: 0; O: 1	0	X
		Mapped secondary digital function	X	1	≤ 30
P4.3/P4MAP3	3	P4.3 (I/O)	I: 0; O: 1	0	X
		Mapped secondary digital function	X	1	≤ 30
P4.4/P4MAP4	4	P4.4 (I/O)	I: 0; O: 1	0	X
		Mapped secondary digital function	X	1	≤ 30
P4.5/P4MAP5	5	P4.5 (I/O)	I: 0; O: 1	0	X
		Mapped secondary digital function	X	1	≤ 30
P4.6/P4MAP6	6	P4.6 (I/O)	I: 0; O: 1	0	X
		Mapped secondary digital function	X	1	≤ 30
P4.7/P4MAP7	7	P4.7 (I/O)	I: 0; O: 1	0	X
		Mapped secondary digital function	X	1	≤ 30

(1) The direction of some mapped secondary functions are controlled directly by the module. See Table 6-6 for specific direction control information of mapped secondary functions.

6.10.5 Port P5 (P5.0 and P5.1) Input/Output With Schmitt Trigger

Figure 6-6 shows the port diagram. Table 6-48 summarizes the selection of the pin functions.




Figure 6-6. Port P5 (P5.0 and P5.1) Diagram

Table 6-48. Port P5 (P5.0 and P5.1) Pin Functions

PIN NAME (P5.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
			P5DIR.x	P5SEL.x	REFOUT
P5.0/A8/VREF+/VeREF+	0	P5.0 (I/O) ⁽²⁾	I: 0; O: 1	0	X
		A8/VeREF+ ⁽³⁾	X	1	0
		A8/VREF+ ⁽⁴⁾	X	1	1
P5.1/A9/VREF-/VeREF-	1	P5.1 (I/O) ⁽²⁾	I: 0; O: 1	0	X
		A9/VeREF- ⁽⁵⁾	X	1	0
		A9/VREF- ⁽⁶⁾	X	1	1

(1) X = Don't care

(2) Default condition

(3) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12_A. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.

(4) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The VREF+ reference is available at the pin. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.

(5) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12_A. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.

(6) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The VREF- reference is available at the pin. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.

6.10.6 Port P5 (P5.2) Input/Output With Schmitt Trigger

Figure 6-7 shows the port diagram. Table 6-49 summarizes the selection of the pin functions.




Figure 6-7. Port P5 (P5.2) Diagram

6.10.7 Port P5 (P5.3) Input/Output With Schmitt Trigger

Figure 6-8 shows the port diagram. Table 6-49 summarizes the selection of the pin functions.




Figure 6-8. Port P5 (P5.3) Diagram

Table 6-49. Port P5 (P5.2 and P5.3) Pin Functions

PIN NAME (P5.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
			P5DIR.x	P5SEL.2	P5SEL.3	XT2BYPASS
P5.2/XT2IN	2	P5.2 (I/O)	I: 0; O: 1	0	X	X
		XT2IN crystal mode ⁽²⁾	X	1	X	0
		XT2IN bypass mode ⁽²⁾	X	1	X	1
P5.3/XT2OUT	3	P5.3 (I/O)	I: 0; O: 1	0	X	X
		XT2OUT crystal mode ⁽³⁾	X	1	X	0
		P5.3 (I/O) ⁽³⁾	X	1	X	1

(1) X = Don't care

(2) Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

(3) Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.

6.10.8 Port P5 (P5.4 and P5.5) Input/Output With Schmitt Trigger

Figure 6-9 and Figure 6-10 show the port schematics. Table 6-50 summarizes the selection of the pin functions.




Figure 6-9. Port P5 (P5.4) Diagram




Figure 6-10. Port P5 (P5.5) Diagram

Table 6-50. Port P5 (P5.4 and P5.5) Pin Functions

PIN NAME (P5.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
			P5DIR.x	P5SEL.4	P5SEL.5	XT1BYPASS
P5.4/XIN	4	P5.4 (I/O)	I: 0; O: 1	0	X	X
		XIN crystal mode ⁽²⁾	X	1	X	0
		XIN bypass mode ⁽²⁾	X	1	X	1
P5.5/XOUT	5	P5.5 (I/O)	I: 0; O: 1	0	X	X
		XOUT crystal mode ⁽³⁾	X	1	X	0
		P5.5 (I/O) ⁽³⁾	X	1	X	1

(1) $X = \text{Don't care}$

(2) Setting P5SEL.4 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P5.4 is configured for crystal mode or bypass mode.

(3) Setting P5SEL.4 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.5 can be used as general-purpose I/O.

6.10.9 Port P5 (P5.6 to P5.7), Input/Output With Schmitt Trigger

Figure 6-11 shows the port diagram. Table 6-51 summarizes the selection of the pin functions.




Figure 6-11. Port P5 (P5.6 to P5.7) Diagram

Table 6-51. Port P5 (P5.6 to P5.7) Pin Functions

PIN NAME (P5.x)	x	FUNCTION	CONTROL BITS OR SIGNALS	
			P5DIR.x	P5SEL.x
P5.6/TB0.0 ⁽¹⁾	6	P5.6 (I/O)	I: 0; O: 1	0
		TB0.CCI0A	0	1
		TB0.0	1	1
P5.7/TB0.1 ⁽¹⁾	7	TB0.CCI1A	0	1
		TB0.1	1	1

(1) F5329, F5327, F5325 devices only.

6.10.10 Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger

Figure 6-12 shows the port diagram. Table 6-52 summarizes the selection of the pin functions.




Figure 6-12. Port P6 (P6.0 to P6.7) Diagram

Table 6-52. Port P6 (P6.0 to P6.7) Pin Functions

PIN NAME (P6.x)	x	FUNCTION	CONTROL BITS OR SIGNALS		
			P6DIR.x	P6SEL.x	CBPD
P6.0/CB0/(A0)	0	P6.0 (I/O)	I: 0; O: 1	0	0
		A0	X	1	X
		CB0 ⁽¹⁾	X	X	1
P6.1/CB1/(A1)	1	P6.1 (I/O)	I: 0; O: 1	0	0
		A1	X	1	X
		CB1 ⁽¹⁾	X	X	1
P6.2/CB2/(A2)	2	P6.2 (I/O)	I: 0; O: 1	0	0
		A2	X	1	X
		CB2 ⁽¹⁾	X	X	1
P6.3/CB3/(A3)	3	P6.3 (I/O)	I: 0; O: 1	0	0
		A3	X	1	X
		CB3 ⁽¹⁾	X	X	1
P6.4/CB4/(A4)	4	P6.4 (I/O)	I: 0; O: 1	0	0
		A4	X	1	X
		CB4 ⁽¹⁾	X	X	1
P6.5/CB5/(A5)	5	P6.5 (I/O)	I: 0; O: 1	0	0
		A5	X	1	X
		CB5 ⁽¹⁾	X	X	1
P6.6/CB6/(A6)	6	P6.6 (I/O)	I: 0; O: 1	0	0
		A6	X	1	X
		CB6 ⁽¹⁾	X	X	1
P6.7/CB7/(A7)	7	P6.7 (I/O)	I: 0; O: 1	0	0
		A7	X	1	X
		CB7 ⁽¹⁾	X	X	1

- (1) Setting the CBPD.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CBPD.x bit.

6.10.11 Port P7 (P7.0 to P7.3) Input/Output With Schmitt Trigger

Figure 6-13 shows the port diagram. Table 6-53 summarizes the selection of the pin functions.




Figure 6-13. Port P7 (P7.0 to P7.3) Diagram

Table 6-53. Port P7 (P7.0 to P7.3) Pin Functions

PIN NAME (P7.x)	x	FUNCTION	CONTROL BITS OR SIGNALS		
			P7DIR.x	P7SEL.x	CBPD
P7.0/CB8/(A12)	0	P7.0 (I/O) ⁽¹⁾	I: 0; O: 1	0	0
		A12 ⁽²⁾	X	1	X
		CB8 ^{(3) (1)}	X	X	1
P7.1/CB9/(A13)	1	P7.1 (I/O) ⁽¹⁾	I: 0; O: 1	0	0
		A13 ⁽²⁾	X	1	X
		CB9 ^{(3) (1)}	X	X	1
P7.2/CB10/(A14)	2	P7.2 (I/O) ⁽¹⁾	I: 0; O: 1	0	0
		A14 ⁽²⁾	X	1	X
		CB10 ^{(3) (1)}	X	X	1
P7.3/CB11/(A15)	3	P7.3 (I/O) ⁽¹⁾	I: 0; O: 1	0	0
		A15 ⁽²⁾	X	1	X
		CB11 ^{(3) (1)}	X	X	1

(1) F5329, F5327, F5325 devices only.

(2) F5329, F5327, F5325 devices only.

(3) Setting the CBPD.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CBPD.x bit.

6.10.12 Port P7 (P7.4 to P7.7) Input/Output With Schmitt Trigger

Figure 6-14 shows the port diagram. Table 6-54 summarizes the selection of the pin functions.




Figure 6-14. Port P7 (P7.4 to P7.7) Diagram

Table 6-54. Port P7 (P7.4 to P7.7) Pin Functions

PIN NAME (P7.x)	x	FUNCTION	CONTROL BITS OR SIGNALS	
			P7DIR.x	P7SEL.x
P7.4/TB0.2 ⁽¹⁾	4	P7.4 (I/O)	I: 0; O: 1	0
		TB0.CCI2A	0	1
		TB0.2	1	1
P7.5/TB0.3 ⁽¹⁾	5	P7.5 (I/O)	I: 0; O: 1	0
		TB0.CCI3A	0	1
		TB0.3	1	1
P7.6/TB0.4 ⁽¹⁾	6	P7.6 (I/O)	I: 0; O: 1	0
		TB0.CCI4A	0	1
		TB0.4	1	1
P7.7/TB0CLK/MCLK ⁽¹⁾	7	P7.7 (I/O)	I: 0; O: 1	0
		TB0CLK	0	1
		MCLK	1	1

(1) F5329, F5327, F5325 devices only.

6.10.13 Port P8 (P8.0 to P8.2) Input/Output With Schmitt Trigger

Figure 6-15 shows the port diagram. Table 6-55 summarizes the selection of the pin functions.




Figure 6-15. Port P8 (P8.0 to P8.2) Diagram

Table 6-55. Port P8 (P8.0 to P8.2) Pin Functions

PIN NAME (P8.x)	x	FUNCTION	CONTROL BITS OR SIGNALS	
			P8DIR.x	P8SEL.x
P8.0 ⁽¹⁾	0	P8.0(I/O)	I: 0; O: 1	0
P8.1 ⁽¹⁾	1	P8.1(I/O)	I: 0; O: 1	0
P8.2 ⁽¹⁾	2	P8.2(I/O)	I: 0; O: 1	0

(1) F5329, F5327, F5325 devices only.

6.10.14 Port U (PU.0 and PU.1)

Figure 6-16 shows the port diagram. Table 6-56 summarizes the selection of the pin functions.




Figure 6-16. Port U (PU.0 and PU.1) Diagram

Table 6-56. Port U (PU.0 and PU.1) Functions⁽¹⁾

PUIPE	PUOPE	PUOUT1	PUOUT0	PU.1	PU.0	PORT U FUNCTION
0	1	0	0	Output low	Output low	Outputs enabled
0	1	0	1	Output low	Output high	Outputs enabled
0	1	1	0	Output high	Output low	Outputs enabled
0	1	1	1	Output high	Output high	Outputs enabled
1	0	X	X	Input enabled	Input enabled	Inputs enabled
0	0	X	X	Hi-Z	Hi-Z	Outputs and inputs disabled

(1) PU.1 and PU.0 inputs and outputs are supplied from LDOO. LDOO can be generated by the device using the integrated 3.3-V LDO when enabled. LDOO can also be supplied externally when the 3.3-V LDO is not being used and is disabled.

Figure 6-17 shows the port diagram. Table 6-57 summarizes the selection of the pin functions.

Figure 6-17. Port PJ (PJ.0) Diagram

6.10.16 Port J (PJ.1 to PJ.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output

Figure 6-18 shows the port diagram. Table 6-57 summarizes the selection of the pin functions.




Figure 6-18. Port PJ (PJ.1 to PJ.3) Diagram

Table 6-57. Port PJ (PJ.0 to PJ.3) Pin Functions

PIN NAME (PJ.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾
			PJDIR.x
PJ.0/TDO	0	PJ.0 (I/O) ⁽²⁾	I: 0; O: 1
		TDO ⁽³⁾	X
PJ.1/TDI/TCLK	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1
		TDI/TCLK ^{(3) (4)}	X
PJ.2/TMS	2	PJ.2 (I/O) ⁽²⁾	I: 0; O: 1
		TMS ^{(3) (4)}	X
PJ.3/TCK	3	PJ.3 (I/O) ⁽²⁾	I: 0; O: 1
		TCK ^{(3) (4)}	X

(1) X = Don't care

(2) Default condition

(3) The pin direction is controlled by the JTAG module.

(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.

6.11 Device Descriptors

Table 6-58 lists the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 6-58. Device Descriptor Table⁽¹⁾

DESCRIPTION		ADDRESS	SIZE (bytes)	VALUE					
				F5329	F5328	F5327	F5326	F5325	F5324
Info Block	Info length	01A00h	1	06h	06h	06h	06h	06h	06h
	CRC length	01A01h	1	06h	06h	06h	06h	06h	06h
	CRC value	01A02h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	Device ID	01A04h	1	1Bh	1Ah	19h	18h	17h	16h
	Device ID	01A05h	1	81h	81h	81h	81h	81h	81h
	Hardware revision	01A06h	1	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	Firmware revision	01A07h	1	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
Die Record	Die record tag	01A08h	1	08h	08h	08h	08h	08h	08h
	Die record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah
	Lot/Wafer ID	01A0Ah	4	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	Die X position	01A0Eh	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	Die Y position	01A10h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	Test results	01A12h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
ADC12 Calibration	ADC12 calibration tag	01A14h	1	11h	11h	11h	11h	11h	11h
	ADC12 calibration length	01A15h	1	10h	10h	10h	10h	10h	10h
	ADC gain factor	01A16h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	ADC offset	01A18h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	ADC 1.5-V reference Temperature sensor 30°C	01A1Ah	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	ADC 1.5-V reference Temperature sensor 85°C	01A1Ch	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	ADC 2.0-V reference Temperature sensor 30°C	01A1Eh	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	ADC 2.0-V reference Temperature sensor 85°C	01A20h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	ADC 2.5-V reference Temperature sensor 30°C	01A22h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	ADC 2.5-V reference Temperature sensor 85°C	01A24h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
REF Calibration	REF calibration tag	01A26h	1	12h	12h	12h	12h	12h	12h
	REF calibration length	01A27h	1	06h	06h	06h	06h	06h	06h
	REF 1.5-V reference factor	01A28h	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	REF 2.0-V reference factor	01A2Ah	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit
	REF 2.5-V reference factor	01A2Ch	2	Per unit	Per unit	Per unit	Per unit	Per unit	Per unit

(1) NA = Not applicable, blank = unused and reads FFh.

Table 6-58. Device Descriptor Table⁽¹⁾ (continued)

DESCRIPTION	ADDRESS	SIZE (bytes)	VALUE					
			F5329	F5328	F5327	F5326	F5325	F5324
Peripheral Descriptor	Peripheral descriptor tag	01A2Eh	1	02h	02h	02h	02h	02h
	Peripheral descriptor length	01A2Fh	1	62h	60h	62h	60h	60h
	Memory 1		2	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah
	Memory 2		2	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h
	Memory 3		2	0Eh 2Fh	0Eh 2Fh	0Eh 2Eh	0Eh 2Dh	0Eh 2Dh
	Memory 4		2	2Ah 22h	2Ah 22h	22h 95h	22h 22h	2Ah 22h
	Memory 5		1	96h	96h	92h	92h	94h
	Delimiter		1	00h	00h	00h	00h	00h
	Peripheral count		1	21h	20h	21h	20h	21h
	MSP430CPUXV2		2	00h 23h	00h 23h	00h 23h	00h 23h	00h 23h
	JTAG		2	00h 09h	00h 09h	00h 09h	00h 09h	00h 09h
	SBW		2	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh
	EEM-L		2	00h 05h	00h 05h	00h 05h	00h 05h	00h 05h
	TI BSL		2	00h FCh	00h FCh	00h FCh	00h FCh	00h FCh
	SFR		2	10h 41h	10h 41h	10h 41h	10h 41h	10h 41h
	PMM		2	02h 30h	02h 30h	02h 30h	02h 30h	02h 30h
	FCTL		2	02h 38h	02h 38h	02h 38h	02h 38h	02h 38h
	CRC16		2	01h 3Ch	01h 3Ch	01h 3Ch	01h 3Ch	01h 3Ch
	CRC16_RB		2	00h 3Dh	00h 3Dh	00h 3Dh	00h 3Dh	00h 3Dh
	RAMCTL		2	00h 44h	00h 44h	00h 44h	00h 44h	00h 44h
	WDT_A		2	00h 40h	00h 40h	00h 40h	00h 40h	00h 40h
	UCS		2	01h 48h	01h 48h	01h 48h	01h 48h	01h 48h
	SYS		2	02h 42h	02h 42h	02h 42h	02h 42h	02h 42h
	REF		2	03h A0h	03h A0h	03h A0h	03h A0h	03h A0h
	Port Mapping		2	01h 10h	01h 10h	01h 10h	01h 10h	01h 10h
	Port 1 and 2		2	04h 51h	04h 51h	04h 51h	04h 51h	04h 51h
	Port 3 and 4		2	02h 52h	02h 52h	02h 52h	02h 52h	02h 52h
	Port 5 and 6		2	02h 53h	02h 53h	02h 53h	02h 53h	02h 53h
	Port 7 and 8		2	02h 54h	N/A	02h 54h	N/A	02h 54h

Table 6-58. Device Descriptor Table⁽¹⁾ (continued)

DESCRIPTION	ADDRESS	SIZE (bytes)	VALUE					
			F5329	F5328	F5327	F5326	F5325	F5324
Peripheral Descriptor (continued)	JTAG	2	0Ch 5Fh	0Eh 5Fh	0Ch 5Fh	0Eh 5Fh	0Ch 5Fh	0Eh 5Fh
	TA0	2	02h 62h	02h 62h	02h 62h	02h 62h	02h 62h	02h 62h
	TA1	2	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h
	TB0	2	04h 67h	04h 67h	04h 67h	04h 67h	04h 67h	04h 67h
	TA2	2	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h
	RTC	2	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h
	MPY32	2	02h 85h	02h 85h	02h 85h	02h 85h	02h 85h	02h 85h
	DMA-3	2	04h 47h	04h 47h	04h 47h	04h 47h	04h 47h	04h 47h
	USCI_A/B	2	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h
	USCI_A/B	2	04h 90h	04h 90h	04h 90h	04h 90h	04h 90h	04h 90h
	ADC12_A	2	10h D1h	10h D1h	10h D1h	10h D1h	10h D1h	10h D1h
	COMP_B	2	1Ch A8h	1Ch A8h	1Ch A8h	1Ch A8h	1Ch A8h	1Ch A8h
	LDO	2	04h 5Ch	04h 5Ch	04h 5Ch	04h 5Ch	04h 5Ch	04h 5Ch
Interrupts	COMP_B	1	A8h	A8h	A8h	A8h	A8h	A8h
	TB0.CCIFG0	1	64h	64h	64h	64h	64h	64h
	TB0.CCIFG1..6	1	65h	65h	65h	65h	65h	65h
	WDTIFG	1	40h	40h	40h	40h	40h	40h
	USCI_A0	1	90h	90h	90h	90h	90h	90h
	USCI_B0	1	91h	91h	91h	91h	91h	91h
	ADC12_A	1	D0h	D0h	D0h	D0h	D0h	D0h
	TA0.CCIFG0	1	60h	60h	60h	60h	60h	60h
	TA0.CCIFG1..4	1	61h	61h	61h	61h	61h	61h
	LDO-PWR	1	5Ch	5Ch	5Ch	5Ch	5Ch	5Ch
	DMA	1	46h	46h	46h	46h	46h	46h
	TA1.CCIFG0	1	62h	62h	62h	62h	62h	62h
	TA1.CCIFG1..2	1	63h	63h	63h	63h	63h	63h
	P1	1	50h	50h	50h	50h	50h	50h
	USCI_A1	1	92h	92h	92h	92h	92h	92h
	USCI_B1	1	93h	93h	93h	93h	93h	93h
	TA1.CCIFG0	1	66h	66h	66h	66h	66h	66h
	TA1.CCIFG1..2	1	67h	67h	67h	67h	67h	67h
	P2	1	51h	51h	51h	51h	51h	51h
	RTC_A	1	68h	68h	68h	68h	68h	68h
	Delimiter	1	00h	00h	00h	00h	00h	00h

7 Device and Documentation Support

7.1 Getting Started and Next Steps

For an introduction to the MSP430™ family of devices and the tools and libraries that are available to help with your development, visit the [MSP430 ultra-low-power sensing & measurement MCUs overview](#).

7.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP – Fully qualified production device

XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. [Figure 7-1](#) provides a legend for reading the complete device name.




Figure 7-1. Device Nomenclature

7.3 Tools and Software

All MSP microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at [MSP430 ultra-low-power MCUs – Design & development](#).

Table 7-1 lists the debug features of the MSP430F532x MCUs. See the [Code Composer Studio™ IDE for MSP430™ MCUs User's Guide](#) for details on the available features.

Table 7-1. Hardware Debug Features

MSP430 ARCHITECTURE	4-WIRE JTAG	2-WIRE JTAG	BREAK- POINTS (N)	RANGE BREAK- POINTS	CLOCK CONTROL	STATE SEQUENCER	TRACE BUFFER	LPMX.5 DEBUGGING SUPPORT
MSP430Xv2	Yes	Yes	8	Yes	Yes	Yes	Yes	No

Design Kits and Evaluation Modules

80-pin Target Development Board for MSP430F5x MCUs

The MSP-TS430PN80A is a standalone 80-pin ZIF socket target board used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol.

80-pin Target Development Board and MSP-FET Programmer Bundle for MSP430F5x MCUs

The MSP-FET is a powerful flash emulation tool to quickly begin application development on the MSP430 MCU. It includes USB debugging interface used to program and debug the MSP430 in-system through the JTAG interface or the pin saving Spy-Bi-Wire (2-wire JTAG) protocol. The flash memory can be erased and programmed in seconds with only a few keystrokes, and since the MSP430 flash is ultra-low power, no external power supply is required.

Software

MSP430Ware™ Software

MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware software also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of Code Composer Studio™ IDE or as a stand-alone package.

MSP430F532x Code Examples

C Code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.

MSP Driver Library

Driver Library's abstracted API keeps you above the bits and bytes of the MSP430 hardware by providing easy-to-use function calls. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.

MSP EnergyTrace™ Technology

EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low-power consumption.

ULP (Ultra-Low Power) Advisor

ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully utilize the unique ultra-low power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to squeeze every last nano amp out of your application. At build time, ULP Advisor will provide notifications and remarks to highlight areas of your code that can be further optimized for lower power.

IEC60730 Software Package

The IEC60730 MSP430 software package was developed to be useful in assisting customers in complying with IEC 60730-1:2010 (Automatic Electrical Controls for Household and Similar Use – Part 1: General Requirements) for up to Class B products, which includes home appliances, arc detectors, power converters, power tools, e-bikes, and many others. The IEC60730 MSP430 software package can be embedded in customer applications running on MSP430s to help simplify the customer's certification efforts of functional safety-compliant consumer devices to IEC 60730-1:2010 Class B.

Fixed Point Math Library for MSP

The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.

Floating Point Math Library for MSP430

Continuing to innovate in the low power and low cost microcontroller space, TI brings you MSPMATHLIB. Leveraging the intelligent peripherals of our devices, this floating point math library of scalar functions brings you up to 26x better performance. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio and IAR IDEs. Read the user's guide for an in depth look at the math library and relevant benchmarks.

Development Tools

Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers

Code Composer Studio is an integrated development environment (IDE) that supports all MSP microcontroller devices. Code Composer Studio comprises a suite of embedded software utilities used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar utilities and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers. When using CCS with an MSP MCU, a unique and powerful set of plugins and embedded software utilities are made available to fully leverage the MSP microcontroller.

Command-Line Programmer

MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) files directly to the MSP microcontroller without an IDE.

MSP MCU Programmer and Debugger

The MSP-FET is a powerful emulation development tool – often called a debug probe – which allows users to quickly begin application development on MSP low-power microcontrollers (MCU). Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging. The MSP-FET provides a debug communication pathway between a host computer and the target MSP. Furthermore, the MSP-FET also provides a Backchannel UART connection between the computer's USB interface and the MSP UART. This affords the MSP programmer a convenient method for communicating serially between the MSP and a terminal running on the computer. It also supports loading programs (often called firmware) to the MSP target using the BSL (bootloader) through the UART and I²C communication protocols.

MSP-GANG Production Programmer

The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 Flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that allow the user to fully customize the process. The MSP Gang Programmer is provided with an expansion board, called the Gang Splitter, that implements the interconnections between the MSP Gang Programmer and multiple target devices. Eight cables are provided that connect the expansion board to eight target devices (through JTAG or Spy-Bi-Wire connectors). The programming can be done with a PC or as a stand-alone device. A PC-side graphical user interface is also available and is DLL-based.

7.4 Documentation Support

The following documents describe the MSP430F532x MCUs. Copies of these documents are available on the Internet at www.ti.com.

Receiving Notification of Document Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (for links to the product folders, see [Table 7-2](#)). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

Errata

[MSP430F5329 Device Erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of the device.

[MSP430F5328 Device Erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of the device.

[MSP430F5327 Device Erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of the device.

[MSP430F5326 Device Erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of the device.

[MSP430F5325 Device Erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of the device.

[MSP430F5324 Device Erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of the device.

User's Guides

[MSP430F5xx and MSP430F6xx Family User's Guide](#)

Detailed information on the modules and peripherals available in this device family.

[MSP430 Flash Device Bootloader \(BSL\) User's Guide](#)

The MSP430 bootloader (BSL) lets users communicate with embedded memory in the MSP430 microcontroller during the prototyping phase, final production, and in service. Both the programmable memory (flash memory) and the data memory (RAM) can be modified as required. Do not confuse the bootloader with the bootstrap loader programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP.

[MSP430 Programming With the JTAG Interface](#)

This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).

[MSP430 Hardware Tools User's Guide](#)

This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

Application Reports

MSP430 32-kHz Crystal Oscillators

Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.

MSP430 System-Level ESD Considerations

System-Level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs: (1) Component-level ESD testing and system-level ESD testing, their differences and why component-level ESD rating does not ensure system-level robustness. (2) General design guidelines for system-level ESD protection at different levels including enclosures, cables, PCB layout, and on-board ESD protection devices. (3) Introduction to System Efficient ESD Design (SEED), a co-design methodology of on-board and on-chip ESD protection to achieve system-level ESD robustness, with example simulations and test results. A few real-world system-level ESD protection design examples and their results are also discussed.

Advanced Debugging Using the Enhanced Emulation Module (EEM) With CCS v6

This document describes the benefits of the Enhanced Emulation Module (EEM) advanced debugging features that are available in the MSP430 devices and how they can be used with Code Composer Studio (CCS) version 6 software development tool. The EEM advanced debugging features support both precision analog and full-speed digital debugging. The configuration of the debug environment for maximum control and the use of the embedded trace capability are described. Some techniques that allow rapid development and design-for-testability are demonstrated.

7.5 Related Links

Table 7-2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7-2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MSP430F5329	Click here	Click here	Click here	Click here	Click here
MSP430F5328	Click here	Click here	Click here	Click here	Click here
MSP430F5327	Click here	Click here	Click here	Click here	Click here
MSP430F5326	Click here	Click here	Click here	Click here	Click here
MSP430F5325	Click here	Click here	Click here	Click here	Click here
MSP430F5324	Click here	Click here	Click here	Click here	Click here

7.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

[TI E2E™ Community](#)

TI's *Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

[TI Embedded Processors Wiki](#)

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.7 Trademarks

MSP430, MicroStar Junior, MSP430Ware, Code Composer Studio, EnergyTrace, ULP Advisor, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

7.8 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.9 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

7.10 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F5324IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5324	Samples
MSP430F5324IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5324	Samples
MSP430F5324IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	490	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5324	Samples
MSP430F5324IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5324	Samples
MSP430F5325IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5325	Samples
MSP430F5325IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5325	Samples
MSP430F5326IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5326	Samples
MSP430F5326IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5326	Samples
MSP430F5326IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	490	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5326	Samples
MSP430F5326IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5326	Samples
MSP430F5327IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5327	Samples
MSP430F5327IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5327	Samples
MSP430F5328IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5328	Samples
MSP430F5328IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5328	Samples
MSP430F5328IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	490	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5328	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F5328IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5328	Samples
MSP430F5329IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5329	Samples
MSP430F5329IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5329	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430F5328 :

- Enhanced Product: [MSP430F5328-EP](#)

NOTE: Qualified Version Definitions:


- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5324IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5324IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5324IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5325IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5326IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5326IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5326IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5327IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5328IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5328IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5328IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5329IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F5324IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5324IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5324IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	350.0	350.0	43.0
MSP430F5325IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F5326IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5326IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5326IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	350.0	350.0	43.0
MSP430F5327IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F5328IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5328IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5328IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	350.0	350.0	43.0
MSP430F5329IPNR	LQFP	PN	80	1000	350.0	350.0	43.0


GENERIC PACKAGE VIEW

RGC 64

VQFN - 1 mm max height



9 x 9, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224597/A



4219010/A 10/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

RGC0064B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 MM THICK STENCIL
 SCALE: 10X

EXPOSED PAD 65
 71% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE


4219010/A 10/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PN (S-PQFP-G80)


PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-026

ZQE (S-PBGA-N80)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-225
 - D. This is a Pb-free solder ball design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated