MP20073

2A, 1.3V–6.0V
DDR Memory Termination Regulator

The Future of Analog IC Technology

DESCRIPTION

The MP20073 integrates the DDR memory termination regulator with the output voltage (VTT) and a buffered VTTREF outputs is a half of VREF.

The VTT-LDO is a 2A sink/source tracking termination regulator. It is specifically designed for low-cost/low-external component count systems, where space is a premium.

The MP20073 maintains a fast transient response only requiring 20µF (2x10µF) of ceramic output capacitance. The MP20073 supports Kelvin sensing functions.

The MP20073 is available in the 8-pin MSOP with Exposed PAD package and is specified from -40°C to 85°C.

FEATURES

- VDDQ Voltage Range: 1.3V to 6.0 V
- Up to 2A Integrated Sink/Source Linear Regulator with Accurate VREF/2 Divider Reference for DDR Termination
- Requires Only 20µF Ceramic Output Capacitance
- Drive Voltage : 3.3V
- 1.3V Input (VDDQ) Helps Reduce Total Power Dissipation
- Integrated Divider Tracks VREF for VTT and VTTREF
- Kelvin Sensing (VTTSEN)
- ±30mV Accuracy for VTT and VTTREF
- Built-In Soft-Start, UVLO and OCL
- Thermal Shutdown


APPLICATIONS

- Notebook DDR2/3 Memory Supply and Termination Voltage in ACPI Compliant
- Active Termination Busses

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page.

"MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION




MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T_A)
MP20073DH	MSOP8E	20073	-40°C to +85°C

* For Tape & Reel, add suffix –Z (e.g. MP20073DH–Z);
For RoHS Compliant Packaging, add suffix –LF (e.g. MP20073DH–LF–Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V_{DDQ}..... -0.3V to 6.0V
Drive Voltage VDRV..... -0.3V to 6.0V
All Other Pins..... -0.3V to 6.0V
Continuous Power Dissipation (T_A = +25°C) (2)
..... 1.56W
Junction Temperature.....150°C
Lead Temperature .....260°C
Storage Temperature ..... -50°C to +150°C

Recommended Operating Conditions (3)

Drive Voltage VDRV..... 3.3V to 5V
Operating Junct. Temp (T_J) .....-40°C to +125°C

Thermal Resistance (4) θ_{JA} θ_{JC}

MSOP8E..... 80..... 12... °C/W

Notes:

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_D(MAX)=(T_J(MAX)-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7 4-layer board.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS

V_{DRV} = 3.3V, T_A = +25°C, unless otherwise noted.

Parameters	Symbol	Test Condition	Min	Typ	Max	Unit
VDRV Operating Voltage	VDRV	-	3	3.3	5	V
VDRV Shut down current	IDRV_SD	VDRV =3.3 V, VDDQ=0V	-	0.2	1.0	μA
VDRV Operation Current	IDRV	VEN_H, VTT=0.75V		1.3	3	mA
Thermal Trip Point	TSD		-	150	-	°C
Hysteresis	TSDHYS		-	25	-	°C
VDDQ UVLO Upper Threshold	VDDQUV+	Rising Edge; hysteresis = 55mV	-	0.9	1.3	V
VTT with Respect to 1/2VREF	dVTT0	1/2VREF – VTT, VREF = 1.8V, IVTT = 0 to 2A (Sink Current) IVTT = 0 to 2A (Source Current)	 -30 -30	 - -	 30 30	mV
		1/2VREF – VTT, VREF = 1.5V, IVTT = 0 to 2.5A (Sink Current) IVTT = 0 to 2.5A (Source Current)	 -30 -30	 - -	 30 30	mV
Source Current Limit	ILIMVTsrc	-	-	3.0	-	A
Sink Current Limit	ILIMVTsnk	-	-	3.0	-	A
Soft−Start Source Current Limit	ILIMVTSS	-	-	1.0	-	A
Maximum Soft−Start Time	tssvttmax	VREF=1.8, VDRV=3.3V	-	9	-	us
		VREF=1.5V, VDRV=3.3V	-	7		
VTTREF Source Current	IVTTR	VREF = 1.8 V or 1.5 V	10	-	-	mA
VTTREF Accuracy Referred to 1/2VREF	dVTTR	1/2VREF – VTTR, VREF = 1.8 V, IVTTR = 0 mA to 10 mA	-18	-	18	mV
		1/2VREF – VTTR, VREF = 1.5 V, IVTTR = 0 mA to 10 mA	-15	-	15	mV
VEN Pin Threshold High	VEN_H	-	1.4	-	-	V
VEN Pin Threshold Low	VEN_L	-	-	-	0.5	V
VEN Pin Input Current	IIN_VEN	VEN = 3.3 V	-	-	1.0	μA

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

PIN FUNCTIONS


Pin #	Name	Description
1	DDQ	Power input for VTT regulator. Connect to GND through 10uF ceramic capacitor. It is normally connected to the VDDQ of DDR memory rail.
2	VTT	Power output for the VTT LDO.
3	GND, Exposed Pad	The exposed pad and GND pin must be connected to the same ground plane.
4	VTTSEN	Kelvin sensed feedback signal.
5	VDRV	Chip bias Voltage.
6	REF	LDO signal input for generating VDDQ/2 reference.
7	EN	VTT regulator enable input. High to enable the chip.
8	VTTREF	Buffered output for the system. The receiving end of the DDR memory cells needs this signal for their input comparator.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.


TYPICAL PERFORMANCE CHARACTERISTICS

C_1 =C_2 = C_3=10µF, C_4 =C_6 =0.1µF, C_7 =4.7µF, V_{DRV} =3.3V, T_A=25°C, unless otherwise noted.


DDR3 Regulation




DDR2 Regulation



DDR2 Source Regulation




DDR3 Source Regulation




Input Supply Current vs. Temp

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V




Shut Down Input Current vs. Temp

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0V



Source Over Current Protection


V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V



400µs/div.

Power Ramp Up


V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V



4ms/div.

Power Ramp Down

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V



10ms/div.


MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

C_1 =C_2 = C_3=10µF, C_4 =C_6 =0.1µF, C_7 =4.7µF, V_{DRV} =3.3V, T_A=25°C, unless otherwise noted.


Sink Over Current Protection

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V
V_{SINK}= 1.8V




Enable On

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V




Enable Off

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V




Short Circuit

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V




Short Circuit Recovery

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V




Source Load Transient

V_{DDQ} =V_{REF}=1.8V, V_{TT} = 0.9V



Sink Load Transient

V_{DDQ} =V_{REF}=1.5V, V_{TT} = 0.75V
V_{SINK}= 1.5V



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

DETAILED OPERATING DESCRIPTION




Figure 1—Functional Block Diagram

Control Logic

The internal control logic is powered by VDRV. The IC is enabled whenever VDDQ UVLO is pulled low. VTTREF output begins to track VREF/2. When the VTTEN pin is high, the VTT regulator is activated.

VTTREF Output

The VTTREF output tracks VREF/2 with ±2% accuracy. It has source current capability of up to 15mA. VTTREF should be bypassed to analog ground of the device by 1.0μF ceramic capacitor for stable operation.

The VTTREF is turned on as long as VDDQ is higher the UVLO threshold. VTTREF features a soft-start and tracks VREF/2.

Output Voltages Sensing

The VTT output voltage is sensed across the VTTSEN and GND pins. The VTTSEN should be connected to the VTT regulation point, which is usually the VTT local bypass capacitor, via a direct sense trace. The GND should be connected via a direct sense trace to the ground of the VTT local bypass capacitor for load.

VDDQ UVLO Protection

For VDDQ undervoltage lockout (UVLO) protection, the MP20073 monitors VDDQ voltage. When the VDDQ voltage is lower than UVLO threshold voltage, the VTT regulator is shut off.

Current Protection of VTT Active Terminator

To provide protection for the internal FETs, over current limit(OCL) of 3A is implemented.

The LDO has a constant overcurrent limit (OCL) at 3A. This trip point is reduced to 1.0 A if the output voltage drops below 1/3 of the target voltage.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

Thermal Consideration of VTT Active Terminator

The VTT terminator is designed to handle large transient output currents. If large currents are required for very long duration, then care should be taken to ensure the maximum junction temperature is not exceeded. The 8-pin MSOP with ExposedPAD has a thermal resistance of 50°C/W (dependent on air flow, and PCB design).

In order to take full advantage of the thermal capability of this package, the exposed pad should be soldered directly onto the PCB ground layer to allow good thermal contact. It is recommended that the PCB should have 10 to 15 vias with 0.3mm drill size underneath the exposed thermal pad connecting all the ground layers

Supply Voltage Undervoltage Monitor

The IC continuously monitors VDDQ. If VDDQ is set higher than its preset threshold and VTTEN is high too, the IC will start up.

Thermal Shutdown

When the chip junction temperature exceeds 150°C, the entire IC is shutdown. The IC resumes normal operation only after the junction temperature dropping below 125°C.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

APPLICATION INFORMATION

Input Capacitor

Depending on the trace impedance from the power supply to the part, transient increase of source current is supplied mostly by the charge from the VDDQ input capacitor. Use a 10µF (or more) ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at VTT. In general, use 1/2 COUT for input.

Output Capacitor

For stable operation, total capacitance of the VTT output terminal can be equal or greater than 20µF. Attach two 10µF ceramic capacitors in parallel to minimize the effect of ESR and ESL. If the ESR is greater than 10mΩ, insert an R-C filter between the output and the VTTSEN input to achieve loop stability. The R-C filter time constant should be almost the same or slightly lower than the time constant of the output capacitor and its ESR.

VDRV Capacitor

Add a ceramic capacitor with a value between 1.0µF and 4.7µF placed close to the VDRV pin, to stabilize 3.3V from any parasitic impedance from the supply.

Thermal design

As the MP20073 is a linear regulator, the VTT current flow in both source and sink directions generate power dissipation from the device.
In the source phase, the potential difference between VDDQ and VTT times VTT current becomes the power dissipation, *Psource=(VDDQ-VTT) x Isource*

In this case, if VDDQ is connected to an alternative power supply lower than VDDQ voltage, power loss can be decreased.

For the sink phase, VTT voltage is applied across the internal LDO regulator, and the power dissipation Psink is:

Psink=VTT x Isink

The device does not sink and source the current at the same time and source/sink current varies rapidly with time. The actual power dissipation to be considered for thermal design is an average of the above values over time.

Another power consumption is the current used for internal control circuitry from VDDQ supply. This power needs to be effectively dissipated from the package.

PCB Layout Guidelines

Good PCB layout design is critical to ensure high performance and stable operation of the DDR power controller. The following items must be considered when preparing PCB layout:

1. All high−current traces must be kept as short and wide as possible to reduce power loss.

High−current traces are the trace from the input voltage terminal to VDDQ pin, the trace from the VTT output terminal to the load, the trace from the input ground terminal to the VTT output ground terminal, and the trace from VTT output ground terminal to the GND pin.

Power handling and heaksinking of high−current traces can be improved by also routing the same high−current traces in the other layers by the same path and joining them together with multiple vias.

2. To ensure the proper function of the device, separated ground connections should be used for different parts of the application circuit according to their functions.

The VTT output capacitor ground should be connected to the GND pin first with a short trace, it is then connected to the ground plane of GND. The input capacitor ground, the VTT output capacitor ground, the VDDQ decoupling capacitor ground should be connected to the GND plane.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

3. The thermal pad of the 8-pin MSOP package should to be connected to GND for better thermal performance. It is recommended to use a PCB with 1 oz or 2oz copper foil.

4. A separate sense trace should be used to connect the VTT point of regulation, which is usually the local bypass capacitor for load, to the VTTSEN pin.


5. Separate sense trace should be used to connect the VREF point of regulation to the VTTREF pin to ensure the accuracy of the reference voltage to VTT.


6. VDDQ should be connected to VREF Input with wide and short trace if VDDQ is used as the sourcing supply for VTT. An input capacitor of at least 10μF should be added close to the VDDQ pin and bypassed to GND if external voltage supply is used as the VTT sourcing supply.


MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.

PACKAGE INFORMATION

MSOP8E (EXPOSED PAD)







NOTE:

1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5) PIN 1 IDENTIFICATION HAS HALF OR FULL CIRCLE OPTION.
6) DRAWING MEETS JEDEC MO-187, VARIATION AA-T.
7) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.