MP1495

High Efficiency 3A, 16V, 500kHz Synchronous Step Down Converter

The Future of Analog IC Technology

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

DESCRIPTION

The MP1495 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution to achieve a 3A continuous output current with excellent load and line regulation over a wide input supply range. The MP1495 has synchronous mode operation for higher efficiency over the output current load range.

Current-mode operation provides fast transient response and eases loop stabilization.

Full protection features include over-current protection and thermal shut down.

The MP1495 requires a minimal number of readily-available standard external components, and is available in a space-saving 8-pin TSOT23 package.

FEATURES


- Wide 4.5V-to-16V Operating Input Range
- 80mΩ/30mΩ Low $R_{DS(ON)}$ Internal Power MOSFETs
- High-Efficiency Synchronous Mode Operation
- Fixed 500kHz Switching Frequency
- Synchronizes to a 200kHz to 2MHz External Clock
- AAM Power-Save Mode
- Internal Soft-Start
- OCP Protection and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in an 8-pin TSOT-23 package


APPLICATIONS

- Notebook Systems and I/O Power
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- Distributed Power Systems

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. “MPS” and “The Future of Analog IC Technology” are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION






MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

ORDERING INFORMATION

Part Number*	Package	Top Marking
MP1495DJ	TSOT-23-8	ACS

For Tape & Reel, add suffix –Z (e.g. MP1495DJ–Z);
For RoHS, compliant packaging, add suffix –LF (e.g. MP1495DJ–LF–Z).

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

V_{IN} .....-0.3V to 17V
V_{SW}.....
-0.3V (-5V for <10ns) to 17V (19V for <10ns)
V_{BS} ..... V_{SW}+6V
All Other Pins..... -0.3V to 6V (2)
Continuous Power Dissipation (T_A = +25°C) (3)
..... 1.25W
Junction Temperature.....150°C
Lead Temperature .....260°C
Storage Temperature..... -65°C to 150°C

Recommended Operating Conditions (4)

Supply Voltage V_{IN} .....4.5V to 16V
Output Voltage V_{OUT}..... 0.8V to VIN*D_{MAX}
Operating Junction Temp. (T_J). -40°C to +125°C

Thermal Resistance (5) θ_{JA} θ_{JC}

TSOT-23-8..... 100 ..... 55... °C/W

Notes:

1) Exceeding these ratings may damage the device.
2) About the details of EN pin's ABS MAX rating, please refer to Page 9, Enable/SYNC control section.
3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
4) The device is not guaranteed to function outside of its operating conditions.
5) Measured on JESD51-7, 4-layer PCB.

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS (6)

V_{IN} = 12V, T_A = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Supply Current (Shutdown)	I_{IN}	V_{EN} = 0V			1	μA
Supply Current (Quiescent)	I_q	V_{EN} = 2V, V_{FB} = 1V, AAM=0.5V		0.5	1	mA
HS Switch-ON Resistance	HS_{RDS-ON}	V_{BST-SW}=5V		80		mΩ
LS Switch-ON Resistance	LS_{RDS-ON}	V_{CC} =5V		30		mΩ
Switch Leakage	SW_{LKG}	V_{EN} = 0V, V_{SW} =12V			1	μA
Current Limit (6)	I_{LIMIT}	Under 40% Duty Cycle	4.2	5		A
Oscillator Frequency	f_{SW}	V_{FB}=0.75V	440	500	580	kHz
Fold-Back Frequency	f_{FB}	V_{FB}<400mV		0.25		f_{SW}
Maximum Duty Cycle	D_{MAX}	V_{FB}=700mV	90	95		%
Minimum ON Time(6)	t_{ON_MIN}			60		ns
Sync Frequency Range	f_{SYNC}		0.2		2	MHz
Feedback Voltage	V_{FB}	T_A =25°C	791	807	823	mV
		-40°C<T_A<85°C (7)	787	807	827	
Feedback Current	I_{FB}	V_{FB}=820mV		10	50	nA
EN Rising Threshold	V_{EN_RISING}		1.2	1.4	1.6	V
EN Falling Threshold	$V_{EN_FALLING}$		1.1	1.25	1.4	V
EN Input Current	I_{EN}	V_{EN}=2V		2		μA
		V_{EN}=0		0		μA
EN Turn-Off Delay	EN_{td-off}			8		μs
VIN Under-Voltage Lockout Threshold-Rising	$INUV_{Vth}$		3.7	3.9	4.1	V
VIN Under-Voltage Lockout Threshold-Hysteresis	$INUV_{HYS}$			650		mV
VCC Regulator	V_{CC}			5		V
VCC Load Regulation		I_{CC}=5mA		3		%
Soft-Start Period	t_{SS}			1.5		ms
Thermal Shutdown (6)				150		°C
Thermal Hysteresis (6)				20		°C

Notes:

6) Guaranteed by design.

7) Not tested in production and guaranteed by over temperature correlation.

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477


MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are tested on the evaluation board of the Design Example section.
V_{IN} = 12V, V_{OUT} = 3.3V, AAM=0.5V, T_A = 25°C, unless otherwise noted.


Efficiency vs. Load Current

I_{OUT}=0.1A - 3A, L=4.7μH




Efficiency vs. Load Current

V_{OUT}=1.2V, I_{OUT}=0.1A - 3A, L=2μH




Load Regulation

V_{IN}=4.5V-16V, I_{OUT}=0-2A




Line Regulation

V_{IN}=5-16V




Peak Current vs. Duty Cycle




Disabled Supply Current vs. Input Voltage

V_{IN}=6-16V, I_{OUT}=0A




Enabled Supply Current vs. Input Voltage

V_{IN}=6-16V, I_{OUT}=0A



Case Temperature Rise vs. Output Current

I_{OUT}=0-3A




NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.


TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} = 12V, V_{OUT} = 3.3V, AAM=0.5V, T_A = 25°C, unless otherwise noted.


Transient Response
I_{OUT}=1.5-3A, 1A/μs




Start up through Input Voltage
I_{OUT}=0A




Shutdown through Input Voltage
I_{OUT}=0A




Start up through Input Voltage
I_{OUT}=3A




Shutdown through Input Voltage
I_{OUT}=3A




Startup through Enable
I_{OUT}=0A




Shuthdown through Enable
I_{OUT}=0A



Startup through Enable
I_{OUT}=3A



Shutdown through Enable
I_{OUT}=3A




NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.


TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

Performance waveforms are tested on the evaluation board of the Design Example section.
V_{IN} = 12V, V_{OUT} = 3.3V, AAM=0.5V, T_A = 25°C, unless otherwise noted.


Input / Output Ripple
I_{OUT}=3A



Short Circuit Entry
I_{OUT}=0A



Short Circuit Recovery
I_{OUT}=0A



NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

PIN FUNCTIONS

Package Pin #	Name	Description
1	AAM	Advanced Asynchronous Modulation. Connect the tap of 2 resistor dividers to force the MP1495 into non-synchronous mode under light loads. Drive AAM pin high (VCC) to force the MP1495 into CCM.
2	IN	Supply Voltage. The MP1495 operates from a 4.5V to 16V input rail. Requires C1 to decouple the input rail. Connect using a wide PCB trace.
3	SW	Switch Output. Connect using a wide PCB trace.
4	GND	System Ground. This pin is the reference ground of the regulated output voltage, and PCB layout requires special care. For best results, connect to GND with copper traces and vias.
5	BST	Bootstrap. Requires a capacitor connected between SW and BST pins to form a floating supply across the high-side switch driver. A 10Ω resistor placed between SW and BST cap is strongly recommended to reduce SW spike voltage.
6	EN/SYNC	Enable/Synchronize. EN high to enable the MP1495. Apply an external clock to the EN pin to change the switching frequency.
7	VCC	Bias Supply. Decouple with 0.1μF-to-0.22μF capacitor. Select a capacitor that does not exceed 0.22μF. VCC capacitor should be put closely to VCC pin and GND pin.
8	FB	Feedback. Connect to the tap of an external resistor divider from the output to GND, to set the output voltage. The frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 400mV to prevent current limit runaway during a short-circuit fault condition.

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

BLOCK DIAGRAM




Figure 1: Functional Block Diagram

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

OPERATION

The MP1495 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution to achieve 3A continuous output current with excellent load and line regulation over a wide input supply range.

The MP1495 operates in a fixed-frequency, peak-current–control mode to regulate the output voltage. An internal clock initiates a PWM cycle. The integrated high-side power MOSFET turns on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the current value set by COMP within 95% of one PWM period, the power MOSFET will be forced to turn off.

Internal Regulator

The 5V internal regulator power most of the internal circuitries. This regulator takes the V_{IN} input and operates in the full V_{IN} range: When V_{IN} exceeds 5.0V, the output of the regulator is in full regulation; when V_{IN} falls below 5.0V, the output decreases and requires a 0.1μF decoupling ceramic capacitor.

Error Amplifier

The error amplifier compares the FB pin voltage against the internal 0.8V reference (REF) and outputs a COMP voltage—this COMP voltage controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

Enable/SYNC control

EN/Sync is a digital control pin that turns the regulator on and off: Drive EN high to turn on the regulator, drive it low to turn it off. An internal 1MΩ resistor from EN/Sync to GND allows EN/Sync to be floated to shut down the chip.

The EN pin is clamped internally using a 6.7V series Zener diode, as shown in Figure 2. Connect the EN input pin through a pullup resistor to any voltage connected to the V_{IN} pin—the pullup resistor limits the EN input current to less than 100μA.

For example, with 12V connected to V_{IN}, $R_{PULLUP} \geq (12V - 6.5V) \div 100\mu A = 55k\Omega$.

Connecting the EN pin is directly to a voltage source without any pullup resistor requires limiting voltage amplitude to ⩽6V to prevent damage to the Zener diode.




Figure 2: 6.5V-type Zener Diode

Connect an external clock with a range of 200kHz to 2MHz 2ms after output voltage is set to synchronize the internal clock rising edge to the external clock rising edge. The pulse width of external clock signal should be less than 1.7μs.

Under-Voltage Lockout

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP1495 UVLO comparator monitors the output voltage of the internal regulator, VCC. The UVLO rising threshold is about 3.9V while its falling threshold is 3.25V.

Internal Soft-Start

The soft-start prevents the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) that ramps up from 0V to 1.2V. When SS is lower than REF, SS overrides REF so the error amplifier uses SS as the reference. When SS exceeds REF, the error amplifier uses REF as the reference. The SS time is internally set to 1.5ms.

Over-Current Protection and Hiccup

The MP1495 has cycle-by-cycle over current limit for when the inductor current peak value exceeds the set current limit threshold. If the output voltage starts to drop until FB is below the Under-Voltage (UV) threshold—typically 50% below the reference—the MP1495 enters hiccup mode to periodically restart the part.

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

This protection mode is especially useful when the output is dead-shorted to ground. The average short-circuit current is greatly reduced to alleviate the thermal issue and to protect the regulator. The MP1495 exits the hiccup mode once the over-current condition is removed.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, it shuts down the whole chip. When the temperature drops below its lower threshold (typically 130°C) the chip is enabled again.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection, with a rising threshold of 2.2V and hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, M1, C4, L1 and C2 (Figure 3). If (V_{IN}-V_{SW}) exceeds 5V, U1 regulates M1 to maintain a 5V BST voltage across C4. A 10Ω resistor placed between SW and BST cap is strongly recommended to reduce SW spike voltage.




Figure 3: Internal Bootstrap Charging Circuit, Startup and Shutdown

If both V_{IN} and EN exceed their appropriate thresholds, the chip starts: The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, V_{IN} low, and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage. The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Typical Application on page 1). Choose R1 around 40kΩ, then R2 is:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.807V} - 1}$$

Use the T-type network when V_{OUT} is low, as shown in Figure 4.




Figure 4: T-Type Network

Table 1 lists the recommended T-type resistor value for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

V_{OUT} (V)	R1 (kΩ)	R2 (kΩ)	Rt (kΩ)
1.0	20.5(1%)	82(1%)	82(1%)
1.2	30.1(1%)	60.4(1%)	82(1%)
1.8	40.2(1%)	32.4(1%)	56(1%)
2.5	40.2(1%)	19.1(1%)	33(1%)
3.3	40.2(1%)	13(1%)	33(1%)
5	40.2(1%)	7.68(1%)	33(1%)

Selecting the Inductor

For most applications, use a 1μH-to-10μH inductor with a DC current rating that is at least 25% percent higher than the maximum load current. Select an inductor with a DC resistance less than 15mΩ for highest efficiency. For most designs, the inductance value can be derived from the following equation.

$$L_1 = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_L is the inductor ripple current.

Choose an inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Use a larger inductor for light-load conditions (below 100mA) for improved efficiency.

Setting the AAM Voltage

The AAM voltage sets the transition point from AAM to CCM. Select a voltage that balances efficiency, stability, ripple, and transient: A relatively low AAM voltage improves stability and ripple, but degrades transient and efficiency during AAM mode; a relatively high AAM voltage improves the transient and efficiency during AAM, but degrades stability and ripple.

AAM voltage is set from the tap of a resistor divider from the V_{CC} (5V) pin, as shown in Figure 5.




Figure 5: AAM Network

Generally, choose R4 to be around 10kΩ, then R3 is:

$$R3 = R4\left(\frac{VCC}{AAM} - 1\right)$$

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.




Figure 6: AAM Selection for Common Output Voltages (V_{IN}=4.5V to 16V)

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. For best results, use ceramic capacitors with X5R or X7R dielectrics because of their low ESR and small temperature coefficients. Use a 22µF capacitor for most applications.

C1 requires an adequate ripple current rating since it absorbs the input switching current. Estimate the RMS current in the input capacitor with:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worst case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor whose RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, place a small, high-quality ceramic capacitor (e.g. 0.1µF) as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_S \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low-ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_S \times C2}\right)$$

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and thus causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_S^2 \times L_1 \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP1495 can be optimized for a wide range of capacitance and ESR values.

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

External Bootstrap Diode

An external bootstrap diode may enhance the regulator efficiency under the following conditions:

- V_{OUT} is 5V or 3.3V; and
- Duty cycle is high: $D=\frac{V_{OUT}}{V_{IN}}$ >65%

Connect the BST diode from the VCC pin to the BST pin, as shown in Figure 7.




Figure 7: Optional External Bootstrap Diode for Enhanced Efficiency

The recommended external BST diode is IN4148, and the BST capacitor is 0.1 μF to 1μF.

PC Board Layout [8]

PCB layout is very important to achieve stable operation especially for VCC capacitor and input capacitor placement. For best results, follow these guidelines:

1) Use large ground plane directly connect to GND pin. Add vias near the GND pin if bottom layer is ground plane.

2) Place the VCC capacitor to VCC pin and GND pin as close as possible. Make the trace length of VCC pin-VCC capacitor anode-VCC capacitor cathode-chip GND pin as short as possible.


3) Place the ceramic input capacitor close to IN and GND pins. Keep the connection of input capacitor and IN pin as short and wide as possible.


4) Route SW, BST away from sensitive analog areas such as FB. It's not recommended to route SW, BST trace under chip's bottom side.

5) Place the T-type feedback resistor R9 close to chip to ensure the trace which connects to FB pin as short as possible

Notes:

8) The recommended layout is based on the Figure 8 Typical Application circuit on the next page.





NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

TYPICAL APPLICATION CIRCUITS





Figure 8: $12V_{IN}$, 3.3V/3A

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477


MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.

PACKAGE INFORMATION


TSOT23-8




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
5) JEDEC REFERENCE IS MO-193, VARIATION BA.
6) DRAWING IS NOT TO SCALE.
7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOT RECOMMENDED FOR NEW DESIGNS REFER TO MP1477

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.