



MJE13003

NPN EPITAXIAL SILICON TRANSISTOR

NPN SILICON POWER TRANSISTORS

DESCRIPTION

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220V SWITCHMODE .

FEATURES

- * Reverse Biased SOA with Inductive Load @ $T_c=100^{\circ}\text{C}$
- * Inductive Switching Matrix 0.5 ~ 1.5 Amp, 25 and 100°C
Typical $t_c = 290\text{ns}$ @ 1A, 100°C .
- * 700V Blocking Capability


APPLICATIONS

- * Switching Regulator's, Inverters
- * Motor Controls
- * Solenoid/Relay drivers
- * Deflection circuits

ORDERING INFORMATION


Order Number		Package	Pin Assignment			Packing
Normal	Lead Free Plating		1	2	3	
MJE13003-x-TA3-F-T	MJE13003L-x-TA3-F-T	TO-220	B	C	E	Tube

Note: x: Rank, refer to Classification of h_{FE1} .



TO-220

*Pb-free plating product number: MJE13003L

MJE13003L-x-TA3-F-T 		(1)Packing Type (2)Pin Assignment (3)Package Type (4)Rank (5)Lead Plating	(1)T: Tube (2) refer to Pin Assignment (3) TA3: TO-220 (4) x: refer to Classification of h_{FE1} (5) L: Lead Free Plating, Blank: Pb/Sn
--	--	--	---

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	RATINGS	UNIT
Collector-Emitter Voltage		V _{CEO(SUS)}	400	V
Collector-Emitter Voltage		V _{CEO}	700	V
Emitter Base Voltage		V _{EBO}	9	V
Collector Current	Continuous	I _C	1.5	A
	Peak (1)	I _{CM}	3	
Base Current	Continuous	I _B	0.75	A
	Peak (1)	I _{BM}	1.5	
Emitter Current	Continuous	I _E	2.25	A
	Peak (1)	I _{EM}	4.5	
Total Power Dissipation @ Ta=25℃		P _D	1.4	W
Derate above 25℃			11.2	mW/℃
Total Power Dissipation @ Tc=25℃		P _D	40	W
Derate above 25℃			320	mW/℃
Junction Temperature		T _J	150	℃
Storage Temperature		T _{STG}	-40 ~ +150	℃

Note Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	89	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.12	$^{\circ}\text{C}/\text{W}$

(1) Pulse Test: Pulse Width=5ms, Duty Cycle $\leq 10\%$

■ ELECTRICAL CHARACTERISTICS ($T_c=25^{\circ}\text{C}$, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS (Note)							
Collector-Emitter Sustaining Voltage	V _{CEO(SUS)}	I _C =10 mA , I _B =0		400			V
Collector Cutoff Current	I _{CEO}	V _{CEO} =Rated Value, V _{BE(OFF)} =1.5 V	T _C =25°C T _C =100°C			1 5	mA
Emitter Cutoff Current	I _{EBO}	V _{EB} =9 V, I _C =0				1	mA
SECOND BREAKDOWN							
Second Breakdown Collector Current with bass forward biased	I _{S/b}			See Figure 5			
Clamped Inductive SOA with base reverse biased	RBSOA			See Figure 6			
ON CHARACTERISTICS (Note)							
DC Current Gain	h _{FE1} h _{FE2}	I _C =0.5A, V _{CE} =2V I _C =1A, V _{CE} =2V	8 5		40 25		
Collector-Emitter Saturation Voltage	V _{CE(SAT)}	I _C =0.5A, I _B =0.1A I _C =1A, I _B =0.25A I _C =1.5A, I _B =0.5A I _C =1A, I _B =0.25A, T _C =100			0.5 1 3 1		V
Base-Emitter Saturation Voltage	V _{BE(SAT)}	I _C =0.5A, I _B =0.1A I _C =1A, I _B =0.25A I _C =1A, I _B =0.25A, T _C =100°C			1 1.2 1.1		V
DYNAMIC CHARACTERISTICS							
Current-Gain-Bandwidth Product	f _T	I _C =100mA, V _{CE} =10V, f=1MHz	4	10			MHz
Output Capacitance	Cob	V _{CB} =10V, I _E =0, f=0.1MHz		21			pF
SWITCHING CHARACTERISTICS							
Resistive Load (Table 1)							
Delay Time	t _D	V _{CC} =125V, I _C =1A, I _{B1} =I _{B2} =0.2A, t _P =25 μ s, Duty Cycle ≤ 1%		0.05	0.1		μ S
Rise Time	t _R			0.5	1		μ S
Storage Time	t _S			2	4		μ S
Fall Time	t _{FAI I}			0.4	0.7		μ S

■ ELECTRICAL CHARACTERISTICS(Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Inductive Load, Clamped (Table 1)						
Storage Time	t_{SV}	$I_C=1A, V_{clamp}=300V, I_{B1}=0.2A,$ $V_{BE(OFF)}=5Vdc, T_C=100^{\circ}C$		1.7	4	μS
Crossover Time	t_C			0.29	0.75	μS
Fall Time	t_{FALL}			0.15		μS

Note: Pulse Test : PW=300 μ s, Duty Cycle $\leq$ 2%

■ CLASSIFICATION OF h_{FE1}

RANK	A	B	C	D	E	F
RANGE	8 ~ 16	15 ~ 21	20 ~ 26	25 ~ 31	30 ~ 36	35 ~ 40

Table 1. Test Conditions for Dynamic Performance

Reverse Bias Safe Operating Area and Inductive Switching		Resistive Switching
Circuit Diagrams	DUTY CYCLE $\leq 10\%$ $t_r, t_f \leq 10\text{ns}$ NOTE P_w and V_{cc} Adjusted for Desired I_c R_B Adjusted for Desired I_{B1}	+125V R_c TUT SCOPE R_B D1 -4.0V
Circuit Values	Coil Data : GAP for 30 mH/2 A $V_{CC}=20V$ Ferroxcube core #6656 $L_{coil}=50\text{mH}$ $V_{clamp}=300V$ Full Bobbin (~ 200 Turns) #20	$V_{CC}=125V$ $R_c=125\Omega$ $D1=1N5820$ or Equiv. $R_c=47\Omega$
Test Waveforms	Output Waveforms I_C $I_C(pk)$ t_f CLAMPED t t_1 t_f V_{CE} V_{CE} OR V_{clamp} TIME t_2 t_1 Adjusted to Obtain I_C $t_1 = \frac{L_{coil}(I_{cpk})}{V_{CC}}$ $t_2 = \frac{L_{coil}(I_{cpk})}{V_{clamp}}$ Test Equipment Scope-Tektronics 475 or Equivalent	+10.3 V 25 μs 0 -8.5 V $t_r, t_f < 10\text{ns}$ Duty Cycle=1.0% R_e and R_c adjusted for desired I_B and I_C

Figure 1. Inductive Switching Measurements




Table 2. Typical Inductive Switching Performance

I _C AMP	T _C °C	t _{SV} μS	t _{RV} μS	t _{RI} μS	t _{TI} μS	t _C μS
0.5	25 100	1.3 1.6	0.23 0.26	0.30 0.30	0.35 0.40	0.30 0.36
1	25 100	1.5 1.7	0.10 0.13	0.14 0.26	0.05 0.06	0.16 0.29
1.5	25 100	1.8 3	0.07 0.08	0.10 0.22	0.05 0.08	0.16 0.28

NOTE: All Data Recorded in the Inductive Switching
Circuit in Table 1

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads, which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}

t_{RV} = Voltage Rise Time, 10 ~ 90% V_{clamp}

t_{FI} = Current Fall Time, 90 ~ 10% I_C

t_{TI} = Current Tail, 10 ~ 2% I_C

t_C = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these Terms. For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$PSWT = 1/2 V_{CC} I_C (t_C) f$$

In general, $t_{RV} + t_{FI} \approx t_C$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

Figure 2. Turn-On Time




Figure 3. Turn-Off Time





Figure 4. Thermal Response



■ SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.




The data of Figure 5 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 5 may be found at any case temperature by using the appropriate curve on Figure 7.

$T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.







REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 6 gives PBSOA characteristics.

The Safe Operating Area of figures 5 and 6 are specified ratings (for these devices under the test conditions shown.)



TYPICAL PERFORMANCE CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.