



SANYO Semiconductors

DATA SHEET

An ON Semiconductor Company

Bi-CMOS LSI

LV5747NTT — 1-channel Step-down Switching Regulator

Overview

The LV5747NTT is a 1-channel step-down switching regulator.

Functions

- 1 channel step-down switching regulator controller.
- Frequency decrease function at pendent.
- Load-independent soft start circuit.
- ON/OFF function.
- Built-in pulse-by-pulse OCP circuit. It is detected by using ON resistance of an external MOS.

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{IN} max		45	V
Allowable pin voltage	V_{IN} , SW		45	V
	HDRV, CBOOT		52	V
	LDRV		6.0	V
	Between CBOOT to SW		6.0	V
	Between CBOOT to HDRV			
	EN, ILIM		$V_{IN}+0.3$	V
	Between V_{IN} to ILIM		1.0	V
	V_{DD}		6.0	V
	SS, FB, COMP		$V_{DD}+0.3$	V
Allowable Power dissipation	P_d max	Mounted on a specified board. *	0.75	W
Operating temperature	T_{opr}		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-55 to +150	$^\circ\text{C}$

* Specified board : 35mm × 32mm × 1.6mm, glass epoxy 2-layer board.

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

<http://semicon.sanyo.com/en/network>

LV5747NTT

Recommended Operating Range at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	V _{IN}		8.0 to 42	V
Error amplifier input voltage	V _{FB}		0 to 1.6	V



Electrical Characteristics at Ta = 25°C, V_{IN} = 24V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Reference voltage block						
Internal reference voltage	V _{ref}	Including offset of E/A	0.698	0.708	0.718	V
5V power supply	V _{DD}	I _{OUT} = 0 to 5mA	4.7	5.2	5.7	V
Triangular waveform oscillator block						
Oscillation frequency	F _{OSC}		260	300	340	kHz
Frequency variation	F _{OSC} DV	V _{IN} = 8 to 42V		1		%
Oscillation frequency fold back detection voltage	V _{OSC} FB	FB voltage detection after SS ends		0.5		V
Oscillation frequency after fold back	F _{OSC} FB	V _{FB} = 0V	25	45	60	kHz
ON/OFF circuit block						
IC start-up EN voltage	V _{EN} on	V _{IN} = 8 to 42V		3.4	4.3	V
IC off EN voltage	V _{EN} off		1.1	1.3		V
Soft start circuit block						
Soft start source current	I _{SS} SC	EN > 4.3V	4	5	6	μA
Soft start sink current	I _{SS} SK	EN < 1V, V _{DD} = 5V		2		mA
Soft start end voltage	V _{SS} END		0.9	1.1	1.3	V
UVLO circuit block						
UVLO lock release voltage	V _{UVLO}		7.0	7.4	7.8	V
UVLO hysteresis	V _{UVLO} H			0.6		V
Error amplifier						
Input bias current	I _{EA} IN				100	nA
Error amplifier gain	G _{EA}		1000	1400	1800	μA/V
Common mode input range	V _{EA} R	V _{IN} = 8 to 42V	0.0		1.6	V
Sink output current	I _{EA} OSK	FB = 1.0V		-100		μA
Source output current	I _{EA} OSC	FB = 0V		100		μA
Current detection amplifier gain	G _{ISNS}			1.3		
over current limiter circuit block						
Reference current	I _{LIM}		-10%	20	+10%	μA
Over current detection comparator offset voltage	V _{LIM} OFS		-5		+5	mV
Over current detection comparator common mode input range			V _{IN} -0.45		V _{IN}	V
PWM comparator						
Input threshold voltage	V _t max	Duty cycle = DMAX, SW = V _{IN}	1.0	1.1	1.2	V
	V _{t0}	Duty cycle = 0%, SW = V _{IN}	0.4	0.5	0.6	V
Maximum ON duty	DMAX		92			%
Output block						
Output stage ON resistance (the upper side)	R _{ONH}			5		Ω
Output stage ON resistance (the under side)	R _{ONL}			5		Ω
Output stage ON current (the upper side)	I _{ONH}		240			mA
Output stage ON current (the under side)	I _{ONL}		240			mA
The whole device						
Standby current	I _{CCS}	EN < 1V			60	μA
Mean consumption current	I _{CCA}	EN > 4.3V		3.3		mA


Package Dimensions

unit : mm (typ)


3375



Pin Assignment




Block Diagram



Pin Function

Pin No.	Pin name	Description
1	FB	Error amplifier reverse input pin. By operating the converter, the voltage of this pin becomes 0.708V. The voltage in which the output voltage is divided by an external resistance is applied to this pin. Moreover, when this pin voltage becomes 0.5V or less after a soft start ends, the frequency fold back function operations, and the oscillating frequency is falling with the FB voltage.
2	COMP	Error amplifier output pin. Connect a phase compensation circuit between this pin and FB.
3	EN	ON/OFF pin.
4	SW	Pin to connect with switching node. The source of NchMOSFET connects to this pin.
5	CBOOT	Bootstrap capacity connection pin. This pin becomes a GATE drive power supply of an external NchMOSFET. Connect a bypath capacitor between CBOOT and SW.
6	HDRV	An external the upper MOSFET gate drive pin.
7	LDRV	An external the lower MOSFET gate drive pin.
8	VDD	Power supply pin for an external the lower MOS-FET gate drive.
9	GND	Ground pin. Each reference voltage is based on the voltage of the ground pin.
10	V_{IN}	Power supply pin. This pin is monitored by UVLO function. When the voltage of this pin becomes 7.8V or more by UVLO function, The IC starts and the soft start function operates.
11	ILIM	Reference current pin for current detection. The sink current of about 20μA flows to this pin. When a resistance is connected between this pin and V_{IN} outside and the voltage applied to the SW pin is lower than the voltage of the terminal side of the resistance, the upper NchMOSFET is off by operating the current limiter comparator. This operation is reset with respect to each PWM pulse.
12	SS	Pin to connect a capacitor for soft start. A capacitor for soft start is charged by using the voltage of about 5μA. This pin ends the soft start period by using the voltage of about 1.1V and the frequency fold back function becomes active.

Sample Application Circuit



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2010. Specifications and information herein are subject to change without notice.