

24-Bit, 1.5Msps/2Msps, Low Power SAR ADC with Integrated Digital Filter

FEATURES

- **Guaranteed 24-Bits No Missing Codes**
- **$\pm 0.5\text{ppm}$ INL (Typ)**
- **Integrated Digital Filter with Real-Time Averaging**
- **Low Power: 28mW at 2Msps**
- **100dB SNR (Typ) at 1.5Msps**
- **145dB Dynamic Range (Typ) at 30.5sps**
- **-117dB THD (Typ) at $f_{\text{IN}} = 2\text{kHz}$**
- **50Hz/60Hz Rejection**
- **Digital Gain Compression (DGC)**
- **Guaranteed Operation to 85°C**
- **Single 2.5V Supply**
- **Fully Differential Input Range Up to $\pm 5\text{V}$**
- **1.8V to 5V SPI-Compatible Serial I/O with Daisy-Chain Mode**
- **16-Lead MSOP and $4\text{mm} \times 3\text{mm}$ DFN Packages**

APPLICATIONS

- Seismology
- Energy Exploration
- Medical Imaging
- High Speed Data Acquisition
- Industrial Process Control
- ATE

DESCRIPTION


The **LTC[®]2380-24** is a low noise, low power, high speed 24-bit successive approximation register (SAR) ADC with an integrated digital averaging filter. Operating from a 2.5V supply, the LTC2380-24 has a $\pm V_{\text{REF}}$ fully differential input range with V_{REF} ranging from 2.5V to 5.1V. The LTC2380-24 consumes only 28mW and achieves $\pm 3.5\text{ppm}$ INL maximum and no missing codes at 24 bits.

The LTC2380-24 has an easy to use integrated digital averaging filter that can average 1 to 65536 conversion results real-time, dramatically improving dynamic range from 101dB at 1.5Msps to 145dB at 30.5sps. No separate programming interface or configuration register is required.


The high speed SPI-compatible serial interface supports 1.8V, 2.5V, 3.3V and 5V logic while also featuring a daisy-chain mode. The LTC2380-24 automatically powers down between conversions, reducing power dissipation at lower sampling rates.

LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 7961132, 8319673, 8810443 and Patents pending.

TYPICAL APPLICATION



Integral Nonlinearity vs Output Code



238024 TA01b


238024fa

LTC2380-24

ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

Supply Voltage (V_{DD})	2.8V	Digital Output Voltage	
Supply Voltage (OV_{DD})	6V	(Note 3)	($GND - 0.3V$) to ($OV_{DD} + 0.3V$)
Reference Input (REF)	6V	Power Dissipation	500mW
Analog Input Voltage (Note 3)		Operating Temperature Range	
IN^+ , IN^-	($GND - 0.3V$) to ($REF + 0.3V$)	LTC2380C	0°C to 70°C
REF/ $\overline{DGC}$ Input (Note 3)	($GND - 0.3V$) to ($REF + 0.3V$)	LTC2380I	-40°C to 85°C
Digital Input Voltage		Storage Temperature Range	-65°C to 150°C
(Note 3)	($GND - 0.3V$) to ($OV_{DD} + 0.3V$)		

PIN CONFIGURATION



ORDER INFORMATION

(<http://www.linear.com/product/LTC2380-24#orderinfo>)

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2380CMS-24#PBF	LTC2380CMS-24#TRPBF	238024	16-Lead Plastic MSOP	0°C to 70°C
LTC2380IMS-24#PBF	LTC2380IMS-24#TRPBF	238024	16-Lead Plastic MSOP	-40°C to 85°C
LTC2380CDE-24#PBF	LTC2380CDE-24#TRPBF	23804	16-Lead (4mm × 3mm) Plastic DFN	0°C to 70°C
LTC2380IDE-24#PBF	LTC2380IDE-24#TRPBF	23804	16-Lead (4mm × 3mm) Plastic DFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandree/>. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IN}^+	Absolute Input Range (IN^+)	(Note 5)	●	-0.1		$V_{REF} + 0.1$	V
V_{IN}^-	Absolute Input Range (IN^-)	(Note 5)	●	-0.1		$V_{REF} + 0.1$	V
$V_{IN}^+ - V_{IN}^-$	Input Differential Voltage Range	$V_{IN} = V_{IN}^+ - V_{IN}^-$	●	$-V_{REF}$		V_{REF}	V
V_{CM}	Common Mode Input Range		●	$-V_{REF}/2 - 0.1$	$V_{REF}/2$	$V_{REF}/2 + 0.1$	V
I_{IN}	Analog Input Leakage Current				0.01		μA
C_{IN}	Analog Input Capacitance	Sample Mode Hold Mode			45 5		pF pF
CMRR	Input Common Mode Rejection Ratio	$f_{IN} = 1\text{MHz}$			86		dB

CONVERTER CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Resolution		●	24			Bits
	No Missing Codes		●	24			Bits
N	Number of Averages		●	1		65536	
	Transition Noise	$N = 1, f_{SMPL} = 1.5\text{MSPS}$ $N = 16, f_{SMPL} = 2\text{MSPS}$ $N = 1024, f_{SMPL} = 2\text{MSPS}$ $N = 16384, f_{SMPL} = 2\text{MSPS}$			55.7 13.6 1.75 0.55		LSB_{RMS} LSB_{RMS} LSB_{RMS} LSB_{RMS}
INL	Integral Linearity Error	$N = 1, f_{SMPL} = 1.5\text{MSPS}$ (Note 6) $N = 1, f_{SMPL} = 1.5\text{MSPS}$ REF/DGC = GND (Note 6) $N = 4, f_{SMPL} = 2\text{MSPS}$ (Note 6)	● ● ●	-3.5 -3.5 -3.5	± 0.5 ± 0.5 ± 0.5	3.5 3.5 3.5	ppm ppm ppm
DNL	Differential Linearity Error	(Note 7)	●	-0.5	± 0.2	0.5	LSB
ZSE	Zero-Scale Error	(Note 8)	●	-10	0	10	ppm
	Zero-Scale Error Drift				± 7		ppb/ $^\circ\text{C}$
FSE	Full-Scale Error	(Note 8)	●	-100	± 10	100	ppm
	Full-Scale Error Drift				± 0.05		ppm/ $^\circ\text{C}$

DYNAMIC ACCURACY

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$ and $A_{IN} = -1\text{dBFS}$. (Notes 4, 9)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DR	Dynamic Range	$IN^+ = IN^- = V_{CM}, V_{REF} = 5\text{V}, N = 1, f_{SMPL} = 1.5\text{MSPS}$ $IN^+ = IN^- = V_{CM}, V_{REF} = 5\text{V}, N = 16, f_{SMPL} = 2\text{MSPS}$ $IN^+ = IN^- = V_{CM}, V_{REF} = 5\text{V}, N = 1024, f_{SMPL} = 2\text{MSPS}$ $IN^+ = IN^- = V_{CM}, V_{REF} = 5\text{V}, N = 16384, f_{SMPL} = 2\text{MSPS}$ $IN^+ = IN^- = V_{CM}, V_{REF} = 5\text{V}, N = 65536, f_{SMPL} = 2\text{MSPS}$			101 113 131 141 145		dB dB dB dB dB
SINAD	Signal-to-(Noise + Distortion) Ratio	$f_{IN} = 2\text{kHz}, V_{REF} = 5\text{V}$	●	97.5	100		dB
SNR	Signal-to-Noise Ratio	$f_{IN} = 2\text{kHz}, V_{REF} = 5\text{V}, N = 1, f_{SMPL} = 1.5\text{MSPS}$ $f_{IN} = 2\text{kHz}, V_{REF} = 5\text{V}, \text{REF/DGC} = \text{GND}, N = 1, f_{SMPL} = 1.5\text{MSPS}$ $f_{IN} = 2\text{kHz}, V_{REF} = 2.5\text{V}, N = 1, f_{SMPL} = 1.5\text{MSPS}$ $f_{IN} = 2\text{kHz}, V_{REF} = 5\text{V}, N = 16, A_{IN} = -20\text{dBFS}, f_{SMPL} = 2\text{MSPS}$ $f_{IN} = 100\text{Hz}, V_{REF} = 5\text{V}, N = 1024, A_{IN} = -20\text{dBFS}, f_{SMPL} = 2\text{MSPS}$	● ● ● ● ●	97.5 95.5 92.5	100 98 95 112 130		dB dB dB dB dB
THD	Total Harmonic Distortion	$f_{IN} = 2\text{kHz}, V_{REF} = 5\text{V}, N = 1, f_{SMPL} = 1.5\text{MSPS}$ $f_{IN} = 2\text{kHz}, V_{REF} = 5\text{V}, \text{REF/DGC} = \text{GND}, N = 1, f_{SMPL} = 1.5\text{MSPS}$ $f_{IN} = 2\text{kHz}, V_{REF} = 2.5\text{V}, N = 1, f_{SMPL} = 1.5\text{MSPS}$ $f_{IN} = 2\text{kHz}, V_{REF} = 5\text{V}, N = 16, A_{IN} = -20\text{dBFS}, f_{SMPL} = 2\text{MSPS}$ $f_{IN} = 100\text{Hz}, V_{REF} = 5\text{V}, N = 1024, A_{IN} = -20\text{dBFS}, f_{SMPL} = 2\text{MSPS}$	● ● ● ● ●		-117 -119 -117 -120 -120	-114 -114 -113	dB dB dB dB dB

LTC2380-24

DYNAMIC ACCURACY

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$ and $A_{IN} = -1\text{dBFS}$. (Notes 4, 9)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SFDR	Spurious Free Dynamic Range	$f_{IN} = 2\text{kHz}$, $V_{REF} = 5\text{V}$	●	114	120		dB
	-3dB Input Linear Bandwidth				34		MHz
	Aperture Delay				500		ps
	Aperture Jitter				4		ps _{RMS}
	Transient Response	Full-Scale Step			95		ns

REFERENCE INPUT

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{REF}	Reference Voltage	(Note 5)	●	2.5		5.1	V
I_{REF}	Reference Input Current	(Note 10)	●		1.9	2.1	mA
V_{IHDGC}	High Level Input Voltage REF/DGC Pin		●	$0.8V_{REF}$			V
V_{ILDGC}	Low Level Input Voltage REF/DGC Pin		●			$0.2V_{REF}$	V

DIGITAL INPUTS AND DIGITAL OUTPUTS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IH}	High Level Input Voltage		●	$0.8 \cdot OV_{DD}$			V
V_{IL}	Low Level Input Voltage		●			$0.2 \cdot OV_{DD}$	V
I_{IN}	Digital Input Current	$V_{IN} = 0\text{V to } OV_{DD}$	●	-10		10	μA
C_{IN}	Digital Input Capacitance				5		pF
V_{OH}	High Level Output Voltage	$I_O = -500\mu\text{A}$	●	$OV_{DD} - 0.2$			V
V_{OL}	Low Level Output Voltage	$I_O = 500\mu\text{A}$	●			0.2	V
I_{OZ}	Hi-Z Output Leakage Current	$V_{OUT} = 0\text{V to } OV_{DD}$	●	-10		10	μA
I_{SOURCE}	Output Source Current	$V_{OUT} = 0\text{V}$			-10		mA
I_{SINK}	Output Sink Current	$V_{OUT} = OV_{DD}$			10		mA

POWER REQUIREMENTS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{DD}	Supply Voltage		●	2.375	2.5	2.625	V
OV_{DD}	Supply Voltage		●	1.71		5.25	V
I_{VDD}	Supply Current	$N = 4$, $f_{SMPL} = 2\text{Msps}$	●		11.2	13	mA
I_{OVDD}	Supply Current	$N = 4$, $f_{SMPL} = 2\text{Msps}$ ($C_L = 20\text{pF}$)			0.4		mA
I_{PD}	Power Down Mode	Conversion Done ($I_{VDD} + I_{OVDD} + I_{REF}$)	●		1	90	μA
P_D	Power Dissipation	$N = 4$, $f_{SMPL} = 2\text{Msps}$			28	32.5	mW
	Power Down Mode	Conversion Done ($I_{VDD} + I_{OVDD} + I_{REF}$)			2.5	225	μW

ADC TIMING CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f_{SMPL}	Maximum Sampling Frequency	$N \geq 4$	●			2	Msps
f_{ODR}	Output Data Rate		●			1.5	Msps

238024fa

ADC TIMING CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t_{CONV}	Conversion Time	●	343		392	ns
t_{ACQ}	Acquisition Time	$t_{\text{ACQ}} = t_{\text{CYC}} - t_{\text{CONV}} - t_{\text{BUSYLH}}$ (Note 7)	●	95		ns
t_{CYC}	Time Between Conversions	●	500			ns
t_{CNVH}	CNV High Time	●	20			ns
t_{CNVL}	Minimum Low Time for CNV	(Note 11)	●	20		ns
t_{BUSYLH}	CNV $\uparrow$ to BUSY $\uparrow$ Delay	$C_L = 20\text{pF}$	●		13	ns
t_{QUIET}	SCK Quiet Time from CNV $\uparrow$	(Note 7)	●	10		ns
t_{SCK}	SCK Period	(Notes 11, 12)	●	10		ns
t_{SCKH}	SCK High Time	●	4			ns
t_{SCKL}	SCK Low Time	●	4			ns
t_{SSDISCK}	SDI Setup Time From SCK $\uparrow$	(Note 11)	●	4		ns
t_{HSDISCK}	SDI Hold Time From SCK $\uparrow$	(Note 11)	●	1		ns
t_{SCKCH}	SCK Period in Chain Mode	$t_{\text{SCKCH}} = t_{\text{SSDISCK}} + t_{\text{DSDO}}$ (Note 11)	●	13.5		ns
t_{DSDO}	SDO Data Valid Delay from SCK $\uparrow$	$C_L = 20\text{pF}$, $\text{OV}_{\text{DD}} = 5.25\text{V}$	●		7.5	ns
		$C_L = 20\text{pF}$, $\text{OV}_{\text{DD}} = 2.5\text{V}$	●		8	ns
		$C_L = 20\text{pF}$, $\text{OV}_{\text{DD}} = 1.71\text{V}$	●		9.5	ns
t_{HSDO}	SDO Data Remains Valid Delay from SCK $\uparrow$	$C_L = 20\text{pF}$ (Note 7)	●	1		ns
$t_{\text{DSDOBUSYL}}$	SDO Data Valid Delay from BUSY $\downarrow$	$C_L = 20\text{pF}$ (Note 7)	●		5	ns
t_{EN}	Bus Enable Time After RDL $\downarrow$	(Note 11)	●		16	ns
t_{DIS}	Bus Relinquish Time After RDL $\uparrow$	(Note 11)	●		13	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to ground.

Note 3: When these pin voltages are taken below ground or above REF or OV_{DD} , they will be clamped by internal diodes. This product can handle input currents up to 100mA below ground or above REF or OV_{DD} without latchup.

Note 4: $V_{\text{DD}} = 2.5\text{V}$, $\text{OV}_{\text{DD}} = 2.5\text{V}$, $\text{REF} = 5\text{V}$, $V_{\text{CM}} = 2.5\text{V}$, $f_{\text{SAMPL}} = 1.5\text{MHz}$, $\text{REF}/\text{DGC} = V_{\text{REF}}$, $N = 1$.

Note 5: Recommended operating conditions.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: Guaranteed by design, not subject to test.

Note 8: Bipolar zero-scale error is the offset voltage measured from -0.5LSB when the output code flickers between 0000 0000 0000 0000 0000 and 1111 1111 1111 1111 1111. Full-scale bipolar error is the worst-case of $-\text{FS}$ or $+\text{FS}$ untrimmed deviation from ideal first and last code transitions and includes the effect of offset error.

Note 9: All specifications in dB are referred to a full-scale $\pm 5\text{V}$ input with a 5V reference voltage.

Note 10: $f_{\text{SAMPL}} = 2\text{MHz}$, I_{REF} varies proportionally with sample rate.

Note 11: Parameter tested and guaranteed at $\text{OV}_{\text{DD}} = 1.71\text{V}$, $\text{OV}_{\text{DD}} = 2.5\text{V}$ and $\text{OV}_{\text{DD}} = 5.25\text{V}$.

Note 12: t_{SCK} of 10ns maximum allows a shift clock frequency up to 100MHz for rising edge capture.





Figure 1. Voltage Levels for Timing Specifications


TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, $0V_{DD} = 2.5\text{V}$, $V_{CM} = 2.5\text{V}$,
REF = 5V, $f_{SAMPL} = 1.5\text{Mps}$, $N = 1$, unless otherwise noted.


Integral Nonlinearity vs Output Code




Differential Nonlinearity vs Output Code




DC Histogram, N = 1




**DC Histogram, N = 16,
 $f_{SAMPL} = 2\text{Mps}$**




**DC Histogram, N = 1024,
 $f_{SAMPL} = 2\text{Mps}$**




**DC Histogram, N = 16384,
 $f_{SAMPL} = 2\text{Mps}$**




**DC Histogram, N = 65536,
 $f_{SAMPL} = 2\text{Mps}$**



**128k Point FFT $f_{SAMPL} = 1.5\text{Mps}$,
 $f_{IN} = 2\text{kHz}$**




**128k Point FFT $f_{SAMPL} = 2\text{Mps}$,
 $f_{IN} = 2\text{kHz}$, N = 16**




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, $0V_{DD} = 2.5\text{V}$, $V_{CM} = 2.5\text{V}$, $REF = 5\text{V}$, $f_{SAMPL} = 1.5\text{Mpsps}$, $N = 1$, unless otherwise noted.


128k Point FFT $f_{SAMPL} = 2\text{Mpsps}$,
 $f_{IN} = 100\text{Hz}$, $N = 1024$




32k Point FFT $f_{SAMPL} = 2\text{Mpsps}$,
 $f_{IN} = 10\text{Hz}$, $N = 16384$




8k Point FFT $f_{SAMPL} = 2\text{Mpsps}$,
 $IN^+ = IN^- = V_{CM}$, $N = 65536$




Dynamic Range, Transition Noise
vs Number of Averages (N)




SNR, SINAD vs Input Frequency




THD, Harmonics vs Input
Frequency




SNR, SINAD vs Input level,
 $f_{IN} = 2\text{kHz}$



SNR, SINAD vs Reference
Voltage, $f_{IN} = 2\text{kHz}$




THD, Harmonics vs Reference
Voltage, $f_{IN} = 2\text{kHz}$




TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, $OV_{DD} = 2.5\text{V}$, $V_{CM} = 2.5\text{V}$,
 $REF = 5\text{V}$, $f_{SMPL} = 1.5\text{Msps}$, $N = 1$, unless otherwise noted.


SNR, SINAD vs Temperature,
 $f_{IN} = 2\text{kHz}$




THD, Harmonics vs Temperature,
 $f_{IN} = 2\text{kHz}$




INL vs Temperature




Full-Scale Error vs Temperature




Zero-Scale Error vs Temperature




Supply Current vs Temperature




Power-Down Current vs Temperature



CMRR vs Input Frequency



Reference Current vs Reference Voltage



PIN FUNCTIONS

CHAIN (Pin 1): Chain Mode Selector Pin. When low, the LTC2380-24 operates in normal mode and the RDL/SDI input pin functions to enable or disable SDO. When high, the LTC2380-24 operates in chain mode and the RDL/SDI pin functions as SDI, the daisy-chain serial data input. Logic levels are determined by OV_{DD} .

V_{DD} (Pin 2): 2.5V Power Supply. The range of V_{DD} is 2.375V to 2.625V. Bypass V_{DD} to GND with a 10 μ F ceramic capacitor.

GND (Pins 3, 6, 10 and 16): Ground.

IN^+ , IN^- (Pins 4, 5): Positive and Negative Differential Analog Inputs.

REF (Pin 7): Reference Input. The range of REF is 2.5V to 5.1V. This pin is referred to the GND pin and should be decoupled closely to the pin with a 47 μ F ceramic capacitor (X7R, 1210 size, 10V rating).

$REF/\overline{DGC}$ (Pin 8): When tied to REF, digital gain compression is disabled and the LTC2380-24 defines full-scale according to the $\pm V_{REF}$ analog input range. When tied to GND, digital gain compression is enabled and the LTC2380-24 defines full-scale with inputs that swing between 10% and 90% of the $\pm V_{REF}$ analog input range.

CNV (Pin 9): Convert Input. A rising edge on this input powers up the part and initiates a new conversion. Logic levels are determined by OV_{DD} .

BUSY (Pin 11): BUSY Indicator. Goes high at the start of a new conversion and returns low when the conversion has finished. Logic levels are determined by OV_{DD} .

RDL/SDI (Pin 12): Bus Enabling Input/Serial Data Input Pin. This pin serves two functions depending on whether the part is operating in normal mode (CHAIN pin low) or chain mode (CHAIN pin high). In normal mode, RDL/SDI is a bus enabling input for the serial data I/O bus. When RDL/SDI is low in normal mode, data is read out of the ADC on the SDO pin. When RDL/SDI is high in normal mode, SDO becomes Hi-Z and SCK is disabled. In chain mode, RDL/SDI acts as a serial data input pin where data from another ADC in the daisy chain is input. Logic levels are determined by OV_{DD} .


SCK (Pin 13): Serial Data Clock Input. When SDO is enabled, the conversion result or daisy-chain data from another ADC is shifted out on the rising edges of this clock MSB first. Logic levels are determined by OV_{DD} .

SDO (Pin 14): Serial Data Output. The conversion result or daisy-chain data is output on this pin on each rising edge of SCK MSB first. The output data is in 2's complement format. Logic levels are determined by OV_{DD} .

OV_{DD} (Pin 15): I/O Interface Digital Power. The range of OV_{DD} is 1.71V to 5.25V. This supply is nominally set to the same supply as the host interface (1.8V, 2.5V, 3.3V, or 5V). Bypass OV_{DD} to GND with a 0.1 μ F capacitor.


GND (Exposed Pad Pin 17 – DFN Package Only): Ground. Exposed pad must be soldered directly to the ground plane.

FUNCTIONAL BLOCK DIAGRAM



TIMING DIAGRAM

Conversion Timing Using the Serial Interface



APPLICATIONS INFORMATION

OVERVIEW

The LTC2380-24 is a low noise, low power, high speed 24-bit successive approximation register (SAR) ADC with an integrated digital averaging filter. Operating from a 2.5V supply, the LTC2380-24 has a $\pm V_{REF}$ fully differential input range with V_{REF} ranging from 2.5V to 5.1V. The LTC2380-24 consumes only 28mW and achieves ± 3.5 ppm INL maximum and no missing codes at 24 bits.

The LTC2380-24 has an easy to use integrated digital averaging filter that can average 1 to 65536 conversion results real-time, dramatically improving dynamic range from 101dB at 1.5Msps to 145dB at 30.5sps. No separate programming interface or configuration register is required.

The high speed SPI-compatible serial interface supports 1.8V, 2.5V, 3.3V and 5V logic while also featuring a daisy-chain mode. The LTC2380-24 automatically powers down between conversions, reducing power dissipation at lower sampling rates.

CONVERTER OPERATION

The LTC2380-24 operates in two phases. During the acquisition phase, the charge redistribution capacitor D/A converter (CDAC) is connected to the IN^+ and IN^- pins to sample the differential analog input voltage. A rising edge on the CNV pin initiates a conversion. During the conversion phase, the 24-bit CDAC is sequenced through a successive approximation algorithm, effectively comparing the sampled input with binary-weighted fractions of the reference voltage (e.g. $V_{REF}/2$, $V_{REF}/4 \dots V_{REF}/16777216$) using the differential comparator. At the end of conversion, the CDAC output approximates the sampled analog input. The ADC control logic then passes the 24-bit digital output code to the digital filter for further processing.

TRANSFER FUNCTION

The LTC2380-24 digitizes the full-scale voltage of $2 \times V_{REF}$ into 2^{24} levels, resulting in an LSB size of $0.6\mu V$ with $V_{REF} = 5V$. The ideal transfer function is shown in Figure 2. The output data is in 2's complement format.




Figure 2. LTC2380-24 Transfer Function

ANALOG INPUT

The analog inputs of the LTC2380-24 are fully differential in order to maximize the signal swing that can be digitized. The analog inputs can be modeled by the equivalent circuit shown in Figure 3. The diodes at the input provide ESD protection. In the acquisition phase, each input sees approximately 45pF (C_{IN}) from the sampling CDAC in series with 40Ω (R_{ON}) from the on-resistance of the sampling switch. Any unwanted signal that is common to both inputs will be reduced by the common mode rejection of the ADC. The inputs draw a current spike while charging the C_{IN} capacitors during acquisition. During conversion, the analog inputs draw only a small leakage current.




Figure 3. The Equivalent Circuit for the Differential Analog Input of the LTC2380-24

INPUT DRIVE CIRCUITS

A low impedance source can directly drive the high impedance inputs of the LTC2380-24 without gain error. A high

APPLICATIONS INFORMATION

impedance source should be buffered to minimize settling time during acquisition and to optimize ADC linearity. For best performance, a buffer amplifier should be used to drive the analog inputs of the LTC2380-24. The amplifier provides low output impedance, which produces fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the ADC input currents.

Noise and Distortion

The noise and distortion of the buffer amplifier and signal source must be considered since they add to the ADC noise and distortion. Noisy input signals should be filtered prior to the buffer amplifier input with an appropriate filter to minimize noise. The simple 1-pole RC lowpass filter (LPF1) shown in Figure 4 is sufficient for many applications.




Figure 4. Input Signal Chain

A coupling filter network (LPF2) should be used between the buffer and ADC input to minimize disturbances reflected into the buffer from sampling transients. Long RC time constants at the analog inputs will slow down the settling of the analog inputs. Therefore, LPF2 typically requires a wider bandwidth than LPF1. This filter also helps minimize the noise contribution from the buffer. A buffer amplifier with a low noise density must be selected to minimize degradation of the SNR.

High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NP0 and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

Input Currents

One of the biggest challenges in coupling an amplifier to the LTC2380-24 is in dealing with current spikes drawn by the ADC inputs at the start of each acquisition phase. The ADC inputs may be modeled as a switched capacitor load of the drive circuit. A drive circuit may rely partially on attenuating switched-capacitor current spikes with small filter capacitors C_{FILT} placed directly at the ADC inputs, and partially on the driver amplifier having sufficient bandwidth to recover from the residual disturbance. Amplifiers optimized for DC performance may not have sufficient bandwidth to fully recover at the ADC's maximum conversion rate, which can produce nonlinearity and other errors. Coupling filter circuits may be classified in three broad categories:

Fully Settled – This case is characterized by filter time constants and an overall settling time that is considerably shorter than the sample period. When acquisition begins, the coupling filter is disturbed. For a typical first order RC filter, the disturbance will look like an initial step with an exponential decay. The amplifier will have its own response to the disturbance, which may include ringing. If the input settles completely (to within the accuracy of the LTC2380-24), the disturbance will not contribute any error.

Partially Settled – In this case, the beginning of acquisition causes a disturbance of the coupling filter, which then begins to settle out towards the nominal input voltage. However, acquisition ends (and the conversion begins) before the input settles to its final value. This generally produces a gain error, but as long as the settling is linear, no distortion is produced. The coupling filter's response is affected by the amplifier's output impedance and other parameters. A linear settling response to fast switched-capacitor current spikes can NOT always be assumed for precision, low bandwidth amplifiers. The coupling filter serves to attenuate the current spikes' high-frequency energy before it reaches the amplifier.

Fully Averaged – If the coupling filter capacitors (C_{FILT}) at the ADC inputs are much larger than the ADC's sample capacitors (45pF), then the sampling glitch is greatly attenuated. The driving amplifier effectively only sees the

APPLICATIONS INFORMATION

average sampling current, which is quite small. At 2Msps, the equivalent input resistance is approximately 11k (as shown in Figure 5), a benign resistive load for most precision amplifiers. However, resistive voltage division will occur between the coupling filter's DC resistance and the ADC's equivalent (switched-capacitor) input resistance, thus producing a gain error.




Figure 5. Equivalent Circuit for the Differential Analog Input of the LTC2380-24 at 2Msps

The input leakage currents of the LTC2380-24 should also be considered when designing the input drive circuit, because source impedances will convert input leakage currents to an added input voltage error. The input leakage currents, both common mode and differential, are typically extremely small over the entire operating temperature range. Figure 6 shows input leakage currents over temperature for a typical part.




Figure 6. Common Mode and Differential Input Leakage Current over Temperature

Let R_{S1} and R_{S2} be the source impedances of the differential input drive circuit shown in Figure 7, and let I_{L1} and I_{L2} be the leakage currents flowing out of the ADC's analog inputs. The voltage error, V_E , due to the leakage currents can be expressed as:

$$V_E = \frac{R_{S1} + R_{S2}}{2} \cdot (I_{L1} - I_{L2}) + (R_{S1} - R_{S2}) \cdot \frac{I_{L1} + I_{L2}}{2}$$

The common mode input leakage current, $(I_{L1} + I_{L2})/2$, is typically extremely small (Figure 6) over the entire operating temperature range and common mode input voltage range. Thus, any reasonable mismatch (below 5%) of the source impedances R_{S1} and R_{S2} will cause only a negligible error. The differential input leakage current, $(I_{L1} - I_{L2})$, increases with temperature as shown in Figure 6 and is maximum when $V_{IN} = V_{REF}$. The differential leakage current is also typically very small, and its nonlinear component is even smaller. Only the nonlinear component will impact the ADC's linearity.




Figure 7. Source Impedances of a Driver and Input Leakage Currents of the LTC2380-24

For optimal performance, it is recommended that the source impedances, R_{S1} and R_{S2} , be between 5Ω and 50Ω and with 1% tolerance. For source impedances in this range, the voltage and temperature coefficients of R_{S1} and R_{S2} are usually not critical. The guaranteed AC and DC specifications are tested with 10Ω source impedances, and the specifications will gradually degrade with increased source impedances due to incomplete settling of the inputs.

Fully Differential Inputs

A low distortion fully differential signal source driven through the LT6203 configured as two unity gain buffers as shown in Figure 8 can be used to get the full data sheet distortion performance of -117dB.

APPLICATIONS INFORMATION




Figure 8. LT6203 Buffering a Fully Differential Signal Source

Single-Ended-to-Differential Conversion

For single-ended input signals, a single-ended-to-differential conversion circuit must be used to produce a differential signal at the inputs of the LTC2380-24. The LT6203 ADC driver is recommended for performing single-ended-to-differential conversions. The LT6203 is flexible and may be configured to convert single-ended signals of various amplitudes to the $\pm 5V$ differential input range of the LTC2380-24.

Figure 9a shows the LT6203 being used to convert a 0V to 5V single-ended input signal. In this case, the first amplifier is configured as a unity gain buffer and the single-ended input signal directly drives the high-impedance input of the amplifier. As shown in the FFT of Figure 9b, the LT6203 drives the LTC2380-24 to near full data sheet performance.

Digital Gain Compression

The LTC2380-24 offers a digital gain compression (DGC) feature which defines the full-scale input swing to be between 10% and 90% of the $\pm V_{REF}$ analog input range. To enable digital gain compression, bring the REF/DGC pin low. This feature allows the SAR ADC driver to be powered off of a single positive supply since each input swings between 0.5V and 4.5V as shown in Figure 10. Needing only one positive supply to power the SAR ADC driver results in additional power savings for the entire system.

With DGC enabled, the LTC2380-24 can be driven by the low power LTC6362 differential driver which is powered from a single 5V supply. Figure 11a shows how to configure the LTC6362 to accept a $\pm 3.28V$ true bipolar single-ended input signal and level shift the signal to the reduced input range of the LTC2380-24 when digital gain compression is enabled. When paired with the LTC6655-4.096 for the




Figure 9a. LT6203 Converting a 0V to 5V Single-Ended Signal to a $\pm 5V$ Differential Input SignalFigure 9b. 128k Point FFT Plot with $f_{IN} = 2kHz$ for Circuit Shown in Figure 9a

Figure 10. Input Swing of the LTC2380-24 with Gain Compression Enabled

reference, the entire signal chain solution can be powered from a single 5V supply, minimizing power consumption and reducing complexity. As shown in the FFT of Figure 11b, the single 5V supply solution can achieve up to 96dB of SNR.

APPLICATIONS INFORMATION




Figure 11a. LTC6362 Configured to Accept a $\pm 3.28\text{V}$ Input Signal While Running from a Single 5V Supply When Digital Gain Compression Is Enabled in the LTC2380-24




Figure 11b. 128k Point FFT Plot with $f_{IN} = 2\text{kHz}$ for Circuit Shown in Figure 11a

DC Accuracy

Many driver circuits presented in this data sheet emphasize AC performance (Distortion and Signal to Noise Ratio), and the amplifiers are chosen accordingly. The very low level of distortion is a direct consequence of the excellent INL of the LTC2380-24, and this property can be exploited in DC applications as well. Note that while the LTC6362 and LT6203 are characterized by excellent AC specifications, their DC specifications do not match those of the LTC2380-24. The offset of these amplifiers, for example, is more than $500\mu\text{V}$ under certain conditions. In contrast, the LTC2380-24 has a guaranteed maximum offset error of $130\mu\text{V}$ (typical drift $\pm 0.007\text{ppm}/^\circ\text{C}$), and a guaranteed maximum full-scale error of 100ppm (typical drift $\pm 0.05\text{ppm}/^\circ\text{C}$). Low drift is important to maintain accuracy over wide temperature ranges in a calibrated system.

Amplifiers have to be selected very carefully to provide a 24-bit accurate DC signal chain. A large-signal open-loop gain of at least 126dB may be required to ensure 1ppm linearity for amplifiers configured for a gain of negative 1. However, less gain is sufficient if the amplifier's gain characteristic is known to be (mostly) linear. An amplifier's offset versus signal level must be considered for amplifiers configured as unity gain buffers. For example, 1ppm linearity may require that the offset is known to vary less than $5\mu\text{V}$ for a 5V swing. However, greater offset variations may be acceptable if the relationship is known to be (mostly) linear. Unity-gain buffer amplifiers typically

require substantial headroom to the power supply rails for best performance. Inverting amplifier circuits configured to minimize swing at the amplifier input terminals may perform better with less headroom than unity-gain buffer amplifiers. The linearity and thermal properties of an inverting amplifier's feedback network should be considered carefully to ensure DC accuracy.

ADC REFERENCE

The LTC2380-24 requires an external reference to define its input range. A low noise, low temperature drift reference is critical to achieving the full data sheet performance of the ADC. Linear Technology offers a portfolio of high performance references designed to meet the needs of many applications. With its small size, low power and high accuracy, the LTC6655-5 is particularly well suited for use with the LTC2380-24. The LTC6655-5 offers 0.025% (max) initial accuracy and $2\text{ppm}/^\circ\text{C}$ (max) temperature coefficient for high precision applications.

When choosing a bypass capacitor for the LTC6655-5, the capacitor's voltage rating, temperature rating, and package size should be carefully considered. Physically larger capacitors with higher voltage and temperature ratings tend to provide a larger effective capacitance, better filtering the noise of the LTC6655-5, and consequently producing a higher SNR. Therefore, we recommend bypassing the LTC6655-5 with a $47\mu\text{F}$ ceramic capacitor (X7R, 1210 size, 10V rating) close to the REF pin.

238024fa

APPLICATIONS INFORMATION

The REF pin of the LTC2380-24 draws charge (Q_{CONV}) from the $47\mu\text{F}$ bypass capacitor during each conversion cycle. The reference replenishes this charge with a DC current, $I_{\text{REF}} = Q_{\text{CONV}}/t_{\text{CYC}}$. The DC current draw of the REF pin, I_{REF} , depends on the sampling rate and output code. If the LTC2380-24 is used to continuously sample a signal at a constant rate, the LTC6655-5 will keep the deviation of the reference voltage over the entire code span to less than 0.5ppm.

When idling, the REF pin on the LTC2380-24 draws only a small leakage current ($< 1\mu\text{A}$). In applications where a burst of samples is taken after idling for long periods as shown in Figure 12, I_{REF} quickly goes from approximately $0\mu\text{A}$ to a maximum of 2mA at 2MSPS . This step in DC current draw triggers a transient response in the reference that must be considered since any deviation in the reference output voltage will affect the accuracy of the output code. In applications where the transient response of the reference is important, the fast settling LTC6655-5 reference is also recommended.

In applications where power management is critical, the external reference may be powered down such that the voltage on the REF pin can go below 2V . In such scenarios, it is recommended that after the voltage on the REF pin recovers to above 2V , the ADC's internal digital I/O registers be cleared before the initiation of the next conversion. This can be achieved by providing at least 20 rising edges on the SCK pin before the first CNV rising edge.

Reference Noise

The dynamic range of the ADC will increase approximately 3dB for every $2\times$ increase in the number of conversion results averaged (N). The SNR should also improve as a function of N in the same manner. For large input signals near full-scale, however, any reference noise will limit the

improvement of the SNR as N increases, because any noise on the REF pin will modulate around the fundamental frequency of the input signal. Therefore, it is critical to use a low-noise reference, especially if the input signal amplitude approaches full-scale. For small input signals, the dynamic range will improve as described earlier in this section.

DYNAMIC PERFORMANCE

Fast Fourier Transform (FFT) techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. The LTC2380-24 provides guaranteed tested limits for both AC distortion and noise measurements.

Dynamic Range

The dynamic range is the ratio of the RMS value of a full scale input to the total RMS noise measured with the inputs shorted to $V_{\text{REF}}/2$. The dynamic range of the LTC2380-24 without averaging ($N = 1$) is 101dB which improves by 3dB for every $2\times$ increase in the number of conversion results averaged (N) per measurement.

Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the ADC output. The output is band-limited to frequencies from above DC and below half the sampling frequency. Figure 13 shows that the LTC2380-24 achieves a typical SINAD of 100dB at a 1.5MHz sampling rate with a 2kHz input.




Figure 12. CNV Waveform Showing Burst Sampling

238024 F12

APPLICATIONS INFORMATION




Figure 13. 128k Point FFT Plot of the LTC2380-24 with $f_{IN} = 2\text{kHz}$ and $f_{SAMPL} = 1.5\text{MHz}$

Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 13 shows that the LTC2380-24 achieves a typical SNR of 100dB at a 1.5MHz sampling rate with a 2kHz input.

Total Harmonic Distortion (THD)

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency ($f_{SAMPL}/2$). THD is expressed as:

$$\text{THD} = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \dots + V_N^2}}{V_1}$$

where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_N are the amplitudes of the second through Nth harmonics.

POWER CONSIDERATIONS

The LTC2380-24 provides two power supply pins: the 2.5V power supply (V_{DD}), and the digital input/output

interface power supply (OV_{DD}). The flexible OV_{DD} supply allows the LTC2380-24 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems.

Power Supply Sequencing

The LTC2380-24 does not have any specific power supply sequencing requirements. Care should be taken to adhere to the maximum voltage relationships described in the Absolute Maximum Ratings section. The LTC2380-24 has a power-on-reset (POR) circuit that will reset the LTC2380-24 at initial power-up or whenever the power supply voltage drops below 1V. Once the supply voltage re-enters the nominal supply voltage range, the POR will reinitialize the ADC. No conversions should be initiated until 200 μ s after a POR event to ensure the re-initialization period has ended. Any conversions initiated before this time will produce invalid results. In addition, after a POR event, it is recommended that the ADC's internal digital I/O registers be cleared before the initiation of the next conversion. This can be achieved by providing at least 20 rising edges on the SCK pin before the first CNV rising edge.

TIMING AND CONTROL

CNV Timing

The LTC2380-24 conversion is controlled by CNV. A rising edge on CNV will start a conversion and power up the LTC2380-24. Once a conversion has been initiated, it cannot be restarted until the conversion is complete. For optimum performance, CNV should be driven by a clean low jitter signal. Converter status is indicated by the BUSY output which remains high while the conversion is in progress. To ensure that no errors occur in the digitized results, any additional transitions on CNV should occur within 40ns from the start of the conversion or after the conversion has been completed. Once the conversion has completed, the LTC2380-24 powers down and begins acquiring the input signal.

APPLICATIONS INFORMATION

Internal Conversion Clock

The LTC2380-24 has an internal clock that is trimmed to achieve a maximum conversion time of 392ns. With a minimum acquisition time of 95ns, a maximum sample rate of 2MSPS is guaranteed without any external adjustments. Note that the serial I/O data transfer time limits the output data rate (f_{ODR}) to 1.5MSPS (See Conventional SAR Operation section). A sample rate of 2MSPS is achievable when averaging 4 or more conversion results while using a distributed read (See Distributed Read section).

Auto Power-Down

The LTC2380-24 automatically powers down after a conversion has been completed and powers up once a new conversion is initiated on the rising edge of CNV. During power-down, data from the last conversion can be clocked out. To minimize power dissipation during power-down, disable SDO and turn off SCK. The auto power-down feature will reduce the power dissipation of the LTC2380-24 as the sampling rate is reduced. Since power is consumed only during a conversion, the LTC2380-24 remains powered-down for a larger fraction of the conversion cycle (t_{CYC}) at lower sample rates, thereby reducing the average power dissipation which scales with the sampling rate as shown in Figure 14.




Figure 14. Power Supply Current of the LTC2380-24 Versus Sampling Rate

DIGITAL INTERFACE

The LTC2380-24 features a simple and easy to use serial digital interface that supports output data rates up to 1.5MSPS. The interface controls a digital averaging filter, which can be used to increase the dynamic range of measurements. The flexible OV_{DD} supply allows the LTC2380-24 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems. The digital interface of the LTC2380-24 is backwards compatible with the LTC2378-20 family.

Digital Averaging Filter (SINC¹ Decimation Filter)

Many SAR ADC applications use digital averaging techniques to reduce the uncertainty of measurements due to noise. An FPGA or DSP is typically needed to compute the average of multiple A/D conversion results. The LTC2380-24 features an integrated digital averaging filter that can provide the function without any additional hardware, thus simplifying the application solution and providing a number of unique advantages. The digital averaging filter can be used to average blocks of as few as $N = 1$ or as many as $N = 65536$ conversion results.

The digital averaging filter described in this section is also known as a SINC¹ digital decimation filter. A SINC¹ digital decimation filter is an FIR filter with N equal-valued taps.

Block Diagram

Figure 15 illustrates a block diagram of the digital averaging filter, including a Conversion Result Register, the Digital Signal Processing (DSP) block, and an I/O Register.

The Conversion Result Register holds the 24-bit conversion result from the most recent sample taken at the rising edge




Figure 15. Block Diagram with Digital Averaging Filter

APPLICATIONS INFORMATION

of CNV. The DSP block provides an averaging operation, loading average values of conversion results into the I/O Register for the user to read through the serial interface.

Conventional SAR Operation

The LTC2380-24 may be operated like a conventional no-latency SAR as shown in Figure 16. Each conversion result is read out via the serial interface before the next conversion is initiated. Note how the contents of the I/O Register track the contents of the Conversion Result Register and that both registers contain a result corresponding to a single conversion. The digital averaging filter is transparent to the user when the LTC2380-24 is operated in this way. No programming is required. Simply read out each conversion result in each cycle. R_i represents the 24-bit conversion result corresponding to conversion number i . As few as 20 SCKs may be given in each conversion cycle (instead of the 24 shown in Figure 16) to obtain a 20-bit accurate result, making the LTC2380-24 backwards compatible with the LTC2378-20. A maximum sampling rate of 1.5Msps can be used when operating the LTC2380-24 like a conventional SAR.

Reducing Measurement Noise Using the Digital Averaging Filter

Digital averaging techniques are often employed to reduce the uncertainty of measurements due to noise. The LTC2380-24 features a digital averaging filter, making it easy to perform an averaging operation without providing any additional hardware and software.

Averaging 4 Conversion Results

Figure 17 shows a case where an output result is read out once for every 4 conversions initiated. As shown, the output result read out from the I/O Register is the average of the 4 previous conversion results. The digital averaging filter will automatically average conversion results until an output result is read out. When an output result is read out, the digital averaging filter is reset and a new averaging operation starts with the next conversion result.

In this example, output results are read out after conversion numbers 0, 4 and 8. The digital averaging filter is reset after




Figure 16. Conventional SAR Operation Timing

APPLICATIONS INFORMATION




Figure 17. Averaging 4 Conversion Results

conversion number 0 and starts a new averaging operation beginning with conversion number 1. The output result $(R1 + R2 + R3 + R4)/4$ is read out after conversion number 4, which resets the digital averaging filter again. Since the digital averaging filter automatically averages conversion results for each new conversion performed, an arbitrary number of conversion results, up to the upper limit of 65536, may be averaged with no programming required.

Averaging 3 Conversion Results

The output result, when averaging N conversion results for values of N that are not a power of 2, will be scaled by N/M , where M is a weighting factor that is the next power of 2 greater than N (described later in the Weighting Factor section). Figure 18 shows an example where only 3 conversion results are averaged. The output result read out is scaled by $N/M = 3/4$.

Using the Digital Averaging Filter with Reduced Data Rate

The examples given in Figures 16, 17 and 18 illustrate some of the most common ways to use the LTC2380-24. Simply read each individual conversion result, or read an

average of N conversion results. In each case, the result is read out between two consecutive A/D conversion (BUSY) periods, limiting the sampling rate to 1.5MSPS with a 100MHz clock (see Timing Diagrams).

Distributed Read

Sampling rates greater than 1.5MSPS are achievable when using a distributed read. Distributed reads require that multiple conversion results be averaged. A minimum of 4 conversion results must be averaged to run the LTC2380-24 at its maximum sampling rate of 2MSPS.

If at least 1 but less than 20 SCK pulses ($0 < \text{SCKs} < 20$) are given in a conversion cycle between 2 BUSY falling edges (See Figure 19), the I/O Register is not updated with the output of the digital averaging filter, preserving its contents. This allows an output result to be read from the I/O Register over multiple conversion cycles, easing the speed requirements of the serial interface.

A read is initiated by a rising edge of a first SCK pulse and it must be terminated before a next read can be initiated. The digital averaging filter is reset upon the initiation of a read wherein a new averaging operation begins. Conver-

APPLICATIONS INFORMATION




Figure 18. Averaging 3 Conversion Results

sions completed after the digital averaging filter is reset will automatically be averaged until a new read is initiated. Thus, the digital averaging filter will calculate averages of conversion results from conversions completed between a time when one read is initiated to when a next read is initiated.

A read is terminated by providing either 0 or greater than 19 SCK pulses (rising edges) in a conversion cycle between 2 BUSY falling edges, allowing the I/O Register to be updated with new averages from the output of the digital averaging filter.

Averaging 4 Conversions Using a Distributed Read

Figure 19 shows an example where reads are initiated every 4 conversion cycles, and the I/O register is read over 3 conversion cycles. This allows the serial interface to run at 1/3 of the speed that it would otherwise have to run. The first rising SCK edge initiates a 1st read, and 3 groups of 8-bits are read out over 3 conversion cycles. No SCK pulses are provided between the BUSY falling edges of conversion numbers 4 and 5, whereby the read

is terminated at the completion of conversion number 5. A second read is initiated after conversion number 5, which results in $(R_2 + R_3 + R_4 + R_5)/4$ being read out from the I/O Register since conversion numbers 2, 3, 4 and 5 completed between the initiation of the two reads shown.

Averaging 25 Conversions Using a Distributed Read

Figure 20 shows an example where a read is initiated every 25 conversion cycles, using a single SCK pulse per conversion cycle to read the output result from the I/O Register. The first rising SCK edge initiates a read where a single bit is then read out over the next 23 conversion cycles. No SCK pulses are provided between the BUSY falling edges of conversion numbers 25 and 26, whereby the read is terminated at the completion of conversion number 26. A 2nd read is initiated after conversion number 26, resulting in $(R_2 + R_3 + \dots + R_{25} + R_{26})/32$ being read out from the I/O Register. Since $0 < \text{SCKs} < 20$ pulses are given each conversion period during the read, the contents of the I/O Register are not updated, allowing the distributed read to occur without interruption.

APPLICATIONS INFORMATION




Figure 19. Averaging 4 Conversion Results and Reading Out Data with a Distributed Read




Figure 20. Averaging 25 Conversion Results and Reading Out Data with a Distributed Read

APPLICATIONS INFORMATION

Minimum Shift Clock Frequency

Requiring at least 1 SCK pulse per conversion cycle while performing a read sets a lower limit on the SCK frequency that can be used which is: $f_{SCK} = f_{SMPL}$.

Noise vs Averaging

The noise of the ADC is un-correlated from one sample to the next. As a result, the ADC noise for a measurement will decrease by $\sqrt{N}$ where N is the number of A/D conversion results averaged for a given measurement. Other noise sources, such as noise from the input buffer amplifier and reference noise may be correlated from sample-to-sample and may be reduced by averaging, but to a lesser extent.

Weighting Factor

When conversion results are averaged, the resulting output code represents an equally weighted average of the previous N samples if N is a power of 2. If N is not a power of 2, a weighting factor, M, is chosen according to Table 1. Specifically, if R_i represents the 24-bit conversion result of the i^{th} analog sample, then the output code, D, representing N averaged conversion results is defined as:

$$D = \sum_{i=1}^N \frac{R_i}{M}$$

Table 1 illustrates weighting factors for any number of averages, N, between 1 and 65536 and the resulting data throughputs. Note that M reaches a maximum value of 65536 when $N = 65536$. For $N > 65536$, the digital averaging filter will continue to accumulate conversion results such that $N/M > 1$. In such a case, if the ADC core produces conversion results that have a non-zero mean, the output result will eventually saturate at positive or negative full-scale.

Table 1. Weighting Factors and Throughput for Various Values of N

N	M	OUTPUT DATA RATE
$f_{SMPL} = 1.5\text{Msps}$		
1	1	1.5Msps
2	2	750ksps
3	4	500ksps
$f_{SMPL} = 2\text{Msps}$		
4	4	500ksps
5 - 8	8	400ksps - 250ksps
9 - 16	16	222.2ksps - 125ksps
17 - 32	32	117.6ksps - 62.5ksps
33 - 64	64	60.6ksps - 31.3ksps
65 - 128	128	30.8ksps - 15.6ksps
129 - 256	256	15.5ksps - 7.8ksps
257 - 512	512	7.8ksps - 3.9ksps
513 - 1024	1024	3.9ksps - 2ksps
1025 - 2048	2048	2ksps - 1ksps
2049 - 4096	4096	976sps - 488sps
4097 - 8192	8192	488sps - 244sps
8193 - 16384	16384	244sps - 122sps
16385 - 32768	32768	122sps - 61sps
32769 - 65536	65536	61sps - 30.5sps

In cases where $N/M < 1$, achieving a full-scale output result would require driving the analog inputs beyond the specified guaranteed input differential voltage range. Doing so is strongly discouraged since operation of the LTC2380-24 beyond guaranteed specifications could result in undesired behavior, possibly corrupting results. For proper operation, it is recommended that the analog input differential voltage not exceed the $\pm V_{REF}$ specification. Note that the output results do not saturate at $N/M < 1$.

50Hz and 60Hz Rejection

Particular input frequencies may be rejected by selecting the appropriate number of averages, N, based on the sampling rate, f_{SMPL} , and the desired frequency to be rejected, f_{REJECT} . If,

$$T_{AVG} = \frac{1}{f_{SMPL}} \cdot N = \frac{1}{f_{REJECT}}$$

APPLICATIONS INFORMATION

then, D is an average value for a full sine wave cycle of f_{REJECT} , resulting in zero gain for that particular frequency and integer multiples thereof up to $f_{\text{SMPL}} - f_{\text{REJECT}}$ (See Figure 21). Solving for N gives:

$$N = \frac{f_{\text{SMPL}}}{f_{\text{REJECT}}}$$

Using this expression, we can find N for rejecting 50Hz and 60Hz as well as other frequencies. Note that N and f_{SMPL} may be traded off to achieve rejection of particular frequencies as shown below.

To reject 50Hz with $f_{\text{SMPL}} = 2\text{Mpsps}$:

$$\begin{aligned} N &= \frac{2,000,000\text{sps}}{50\text{Hz}} \\ &= 40,000 \end{aligned}$$

To reject both 50Hz and 60Hz (each being a multiple of 10Hz), with $N = 1024$:

$$\begin{aligned} f_{\text{SMPL}} &= 1024 \cdot 10\text{Hz} \\ &= 10.24\text{ksps} \end{aligned}$$

Figure 21 shows an example of a SINC¹ filter where $f_{\text{SMPL}} = 2\text{Mpsps}$ and $N = 8$, resulting in $f_{\text{REJECT}} = 250\text{kHz}$. Note that input frequencies above DC other than f_{REJECT} or multiples thereof are also attenuated to varying degrees due to the averaging operation.




Figure 21. SINC¹ Filter with $f_{\text{SMPL}} = 2\text{Mpsps}$ and $N = 8$

Count

In addition to the 24-bit output code, a 16-bit WORD, C[15:0], is appended to produce a total output WORD of 40 bits, as shown in Figure 22. C[15:0] is the straight binary representation (MSB first) of the number of samples averaged to produce the output result minus one. For instance, if N samples are averaged to produce the output result, C[15:0] will equal N – 1. Thus, if N is 1 which is the case with no averaging, C[15:0] will always be 0. If N is 16384, then C[15:0] will equal 16383, and so on. If more than 65536 samples are averaged, then C[15:0] saturates at 65535.

CHAIN, RDL/SDI = 0




Figure 22. Serial Output Code Parsing

TIMING DIAGRAMS

Normal Mode, Single Device

When CHAIN = 0, the LTC2380-24 operates in normal mode. In normal mode, RDL/SDI enables or disables the serial data output pin SDO. If RDL/SDI is high, SDO is in high impedance and SCK is ignored. If RDL/SDI is low,

SDO is driven. Figure 23 shows a single LTC2380-24 operated in normal mode with CHAIN and RDL/SDI tied to ground. With RDL/SDI grounded, SDO is enabled and the MSB(D23) of the output result is available $t_{\text{DSDOBUSYL}}$ after the falling edge of BUSY. The count information is shifted out after the output result.





Figure 23. Using a Single LTC2380-24 in Normal Mode

TIMING DIAGRAMS

Normal Mode, Multiple Devices

Figure 24 shows multiple LTC2380-24 devices operating in normal mode (CHAIN = 0) sharing CNV, SCK and SDO. By sharing CNV, SCK and SDO, the number of required signals to operate multiple ADCs in parallel is reduced.

Since SDO is shared, the RDL/SDI input of each ADC must be used to allow only one LTC2380-24 to drive SDO at a time in order to avoid bus conflicts. As shown in Figure 24, the RDL/SDI inputs idle high and are individually brought low to read data out of each device between conversions. When RDL/SDI is brought low, the MSB of the selected device is output onto SDO. The count information is shifted out after the output result.




Figure 24. Normal Mode with Multiple Devices Sharing CNV, SCK and SDO

TIMING DIAGRAMS

Chain Mode, Multiple Devices

When $CHAIN = 0V_{DD}$, the LTC2380-24 operates in chain mode. In chain mode, SDO is always enabled and RDL/SDI serves as the serial data pin (SDI) where daisy-chain data output from another ADC can be input.

This is useful for applications where hardware constraints may limit the number of lines needed to interface to a large

number of converters. Figure 25 shows an example with two daisy-chained devices. The MSB of converter A will appear at SDO of converter B after 40 SCK cycles. The MSB of converter A is clocked in at the RDL/SDI pin of converter B on the rising edge of the first SCK pulse. The functionality of the digital averaging filter is preserved when in chain mode.





Figure 25. Chain Mode Timing Diagram

BOARD LAYOUT

To obtain the best performance from the LTC2380-24 a printed circuit board is recommended. Layout for the printed circuit board (PCB) should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital clocks or signals alongside analog signals or underneath the ADC.

Supply bypass capacitors should be placed as close as possible to the supply pins. Low impedance common returns for these bypass capacitors are essential to the low noise operation of the ADC. A single solid ground plane is recommended for this purpose. When possible, screen the analog input traces using ground.


Reference Design

For a detailed look at the reference design for this converter, including schematics and PCB layout, please refer to [DC2289A](#), the evaluation kit for the LTC2380-24.



PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LTC2380-24#packaging> for the most recent package drawings.

DE Package 16-Lead Plastic DFN (4mm × 3mm) (Reference LTC DWG # 05-08-1732 Rev 0)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED




NOTE:

1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WGED-3) IN JEDEC PACKAGE OUTLINE MO-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LTC2380-24#packaging> for the most recent package drawings.

MS Package 16-Lead Plastic MSOP (Reference LTC DWG # 05-08-1669 Rev A)




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	07/16	Updated the Integral Nonlinearity vs Output Code graph Deleted Dots denoting full operating temperature for Transition Noise Updated THD specifications Updated the Transient Response specification Updated the Acquisition Time specification Updated the Differential Nonlinearity vs Output Code graph Updated the Board Layout section	1, 6 3 3 4 5, 18 6 28

TYPICAL APPLICATION

LTC6362 Configured to Accept a $\pm 10\text{V}$ Input Signal While Running from a Single 5V Supply with Digital Gain Compression Enabled in the LTC2380-24



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
ADCs		
LTC2378-20/LTC2377-20/LTC2376-20	20-Bit, 1Msps/500ksps/250ksps, $\pm 0.5\text{ppm}$ INL Serial, Low Power ADC	2.5V Supply, $\pm 5\text{V}$ Fully Differential Input, 104dB SNR, MSOP-16 and 4mm $\times$ 3mm DFN-16 Packages
LTC2379-18/LTC2378-18/LTC2377-18/LTC2376-18	18-Bit, 1.6Msps/1Msps/500ksps/250ksps Serial, Low Power ADC	2.5V Supply, Differential Input, 101.2dB SNR, $\pm 5\text{V}$ Input Range, DGC, Pin-Compatible Family in MSOP-16 and 4mm $\times$ 3mm DFN-16 Packages
LTC2380-16/LTC2378-16/LTC2377-16/LTC2376-16	16-Bit, 2Msps/1Msps/500ksps/250ksps Serial, Low Power ADC	2.5V Supply, Differential Input, 96.2dB SNR, $\pm 5\text{V}$ Input Range, DGC, Pin-Compatible Family in MSOP-16 and 4mm $\times$ 3mm DFN-16 Packages
LTC2369-18/LTC2368-18/LTC2367-18/LTC2364-18	18-Bit, 1.6Msps/1Msps/500ksps/250ksps Serial, Low Power ADC	2.5V Supply, Pseudo-Differential Unipolar Input, 96.5dB SNR, 0V to 5V Input Range, Pin-Compatible Family in MSOP-16 and 4mm $\times$ 3mm DFN-16 Packages
LTC2370-16/LTC2368-16/LTC2367-16/LTC2364-16	16-Bit, 2Msps/1Msps/500ksps/250ksps Serial, Low Power ADC	2.5V Supply, Pseudo-Differential Unipolar Input, 94dB SNR, 0V to 5V Input Range, Pin-Compatible Family in MSOP-16 and 4mm $\times$ 3mm DFN-16 Packages
DACs		
LTC2757	18-Bit, Single Parallel I_{OUT} SoftSpan™ DAC	$\pm 1\text{LSB}$ INL/DNL, Software-Selectable Ranges, 7mm $\times$ 7mm LQFP-48 Package
LTC2641	16-Bit/14-Bit/12-Bit Single Serial V_{OUT} DAC	$\pm 1\text{LSB}$ INL /DNL, MSOP-8 Package, 0V to 5V Output
LTC2630	12-Bit/10-Bit/8-Bit Single V_{OUT} DACs	SC70 6-Pin Package, Internal Reference, $\pm 1\text{LSB}$ INL (12 Bits)
REFERENCES		
LTC6655	Precision Low Drift Low Noise Buffered Reference	5V/4.906V/3.3V/3V/2.5V/2.048V/1.25V, 5ppm/°C, 0.25ppm Peak-to-Peak Noise, MSOP-8 Package
LTC6652	Precision Low Drift Low Noise Buffered Reference	5V/4.906V/3.3V/3V/2.5V/2.048V/1.25V, 5ppm/°C, 2.1ppm Peak-to-Peak Noise, MSOP-8 Package
AMPLIFIERS		
LT6237	Dual Rail-to-Rail Output ADC Driver	215MHz GBW, 1.1nV/ $\sqrt{\text{Hz}}$, 3.5mA Supply Current
LT6203	Dual 100MHz Rail-to-Rail Input/Output Low Noise Power Amplifier	1.9nV/ $\sqrt{\text{Hz}}$, 3mA Maximum Supply Current, 100MHz Gain Bandwidth
LTC6362	Low Power, Fully Differential Input/Output Amplifier/Driver	Single 2.8V to 5.25V Supply, 1mA Supply Current, MSOP-8 and 3mm $\times$ 3mm DFN-8 Packages