LPC4350/30/20/10

32-bit ARM Cortex-M4/M0 MCU; up to 264 kB SRAM; Ethernet; two High-speed USBs; advanced configurable peripherals

Rev. 3.1 — 5 January 2012 Objective data sheet

1. General description

The LPC4350/30/20/10 are ARM Cortex-M4 based microcontrollers for embedded applications which include an ARM Cortex-M0 coprocessor, up to 264 kB of SRAM, advanced configurable peripherals such as the State Configurable Timer (SCT) and the Serial General Purpose I/O (SGPIO) interface, two High-speed USB controllers, Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals. The LPC4350/30/20/10 operate at CPU frequencies of up to 204 MHz.

The ARM Cortex-M4 is a next generation 32-bit core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration. The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals, and includes an internal prefetch unit that supports speculative branching. The ARM Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A hardware floating-point processor is integrated in the core.

The ARM Cortex-M0 coprocessor is an energy-efficient and easy-to-use 32-bit core which is code- and tool-compatible with the Cortex-M4 core. The Cortex-M0 coprocessor, designed as a replacement for existing 8/16-bit microcontrollers, offers up to 204 MHz performance with a simple instruction set and reduced code size.

Remark: This data sheet describes the Rev ‘A’ versions of parts LPC4350/30/20/10. Compared to previous versions, the following updates apply:

- Operating frequency increased to 204 MHz.
- C_CAN1 added.
- Pin multiplexing increased to up to 9 levels.
- GPIO block updated.
- Pads updated.

2. Features and benefits

- Cortex-M4 Processor core
  - ARM Cortex-M4 processor, running at frequencies of up to 204 MHz.
  - ARM Cortex-M4 built-in Memory Protection Unit (MPU) supporting eight regions.
  - ARM Cortex-M4 built-in Nested Vectored Interrupt Controller (NVIC).
  - Hardware floating-point unit.
  - Non-maskable Interrupt (NMI) input.

- JTAG and Serial Wire Debug (SWD), serial trace, eight breakpoints, and four watch points.
- Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.
- System tick timer.

- Cortex-M0 Processor core
  - ARM Cortex-M0 co-processor capable of off-loading the main ARM Cortex-M4 application processor.
  - Running at frequencies of up to 204 MHz.
  - JTAG, Serial Wire Debug, and built-in NVIC.
- On-chip memory
  - Up to 264 kB SRAM for code and data use.
  - Multiple SRAM blocks with separate bus access. Two SRAM blocks can be powered down individually.
  - 64 kB ROM containing boot code and on-chip software drivers.
  - 128 bit general-purpose One-Time Programmable (OTP) memory.
- Configurable digital peripherals
  - Serial GPIO (SGPIO) interface.
  - State Configurable Timer (SCT) subsystem on AHB.
  - Global Input Multiplexer Array (GIMA) allows to cross-connect multiple inputs and outputs to event driven peripherals like the timers, SCT, and ADC0/1.
- Serial interfaces
  - Quad SPI Flash Interface (SPIFI) with four lanes and up to 40 MB per second.
  - 10/100T Ethernet MAC with RMII and MII interfaces and DMA support for high throughput at low CPU load. Support for IEEE 1588 time stamping/advanced time stamping (IEEE 1588-2008 v2).
  - One High-speed USB 2.0 Host/Device/OTG interface with DMA support and on-chip high-speed PHY.
  - One High-speed USB 2.0 Host/Device interface with DMA support, on-chip full-speed PHY and ULPI interface to external high-speed PHY.
  - USB interface electrical test software included in ROM USB stack.
  - One 550 UART with DMA support and full modem interface.
  - Three 550 USARTs with DMA and synchronous mode support and a smart card interface conforming to ISO7816 specification. One USART with IrDA interface.
  - Two C_CAN 2.0B controllers with one channel each.
  - Two SSP controllers with FIFO and multi-protocol support. Both SSPs with DMA support.
  - One SPI controller.
  - One Fast-mode Plus I^2C-bus interface with monitor mode and with open-drain I/O pins conforming to the full I^2C-bus specification. Supports data rates of up to 1 Mbit/s.
  - One standard I^2C-bus interface with monitor mode and with standard I/O pins.
  - Two I^2S interfaces, each with DMA support and with one input and one output.
- Digital peripherals
  - External Memory Controller (EMC) supporting external SRAM, ROM, NOR flash, and SDRAM devices.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- LCD controller with DMA support and a programmable display resolution of up to 1024 H × 768 V. Supports monochrome and color STN panels and TFT color panels; supports 1/2/4/8 bpp Color Look-Up Table (CLUT) and 16/24-bit direct pixel mapping.
- Secure Digital Input Output (SD/MMC) card interface.
- Eight-channel General-Purpose DMA (GPDMA) controller can access all memories on the AHB and all DMA-capable AHB slaves.
- Up to 164 General-Purpose Input/Output (GPIO) pins with configurable pull-up/pull-down resistors and open-drain mode.
- GPIO registers are located on the AHB for fast access. GPIO ports have DMA support.
- Up to eight GPIO pins can be selected from all GPIO pins as edge and level sensitive interrupt sources.
- Two GPIO group interrupt modules enable an interrupt based on a programmable pattern of input states of a group of GPIO pins.
- Four general-purpose timer/counters with capture and match capabilities.
- One motor control Pulse Width Modulator (PWM) for three-phase motor control.
- One Quadrature Encoder Interface (QEI).
- Repetitive Interrupt timer (RI timer).
- Windowed watchdog timer (WWDT).
- Ultra-low power Real-Time Clock (RTC) on separate power domain with 256 bytes of battery powered backup registers.
- Alarm timer; can be battery powered.

- Analog peripherals
  - One 10-bit DAC with DMA support and a data conversion rate of 400 kSamples/s.
  - Two 10-bit ADCs with DMA support and a data conversion rate of 400 kSamples/s. ADC inputs are shared between the two ADCs.
- Security
  - AES engine programmable through an on-chip API.
  - Two 128-bit secure OTP memories for AES key storage and customer use.
  - Unique ID for each device.
- Clock generation unit
  - Crystal oscillator with an operating range of 1 MHz to 25 MHz.
  - 12 MHz Internal RC (IRC) oscillator trimmed to 1 % accuracy over temperature and voltage.
  - Ultra-low power Real-Time Clock (RTC) crystal oscillator.
  - Three PLLs allow CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. The second PLL is dedicated to the High-speed USB, the third PLL can be used as audio PLL.
  - Clock output.
- Power
  - Single 3.3 V (2.2 V to 3.6 V) power supply with on-chip DC-to-DC converter for the core supply and the RTC power domain.
  - RTC power domain can be powered separately by a 3 V battery supply.
  - Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Processor wake-up from Sleep mode via wake-up interrupts from various peripherals.
- Wake-up from Deep-sleep, Power-down, and Deep power-down modes via external interrupts and interrupts generated by battery powered blocks in the RTC power domain.
- Brownout detect with four separate thresholds for interrupt and forced reset.
- Power-On Reset (POR).
- Available as 256-pin, 180-pin, and 100-pin LBGA package and as 208-pin, 144-pin. and 100-pin LQFP packages.

3. Applications

- Motor control
- Power management
- White goods
- RFID readers
- Embedded audio applications
- Industrial automation
- e-metering

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

4. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC4350FET256	LBGA256	Plastic low profile ball grid array package; 256 balls; body 17 × 17 × 1 mm	SOT740-2
LPC4350FET180	TFBGA180	Thin fine-pitch ball grid array package; 180 balls	SOT570-3
LPC4350FBD208	LQFP208	Plastic low profile quad flat package; 208 leads; body 28 × 28 × 1.4 mm	SOT459-1
LPC4330FET256	LBGA256	Plastic low profile ball grid array package; 256 balls; body 17 × 17 × 1 mm	SOT740-2
LPC4330FET180	TFBGA180	Thin fine-pitch ball grid array package; 180 balls	SOT570-3
LPC4330FET100	TFBGA100	Plastic thin fine-pitch ball grid array package; 100 balls; body 9 × 9 × 0.7 mm	SOT926-1
LPC4330FBD144	LQFP144	Plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT486-1
LPC4320FET100	TFBGA100	Plastic thin fine-pitch ball grid array package; 100 balls; body 9 × 9 × 0.7 mm	SOT926-1
LPC4320FBD144	LQFP144	Plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT486-1
LPC4320FBD100	LQFP100	Plastic low profile quad flat package; 100 leads; body 14 × 14 × 1.4 mm	SOT407-1
LPC4310FET100	TFBGA100	Plastic thin fine-pitch ball grid array package; 100 balls; body 9 × 9 × 0.7 mm	SOT926-1
LPC4310FBD144	LQFP144	Plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT486-1

4.1 Ordering options


Table 2. Ordering options

Type number	Total SRAM	LCD	Ethernet	USB0 (Host, Device, OTG)	USB1 (Host, Device)/ ULPI interface	ADC channels	PWM	QEI	GPIO	Package
LPC4350FET256	264 kB	yes	yes	yes	yes/yes	8	yes	yes	164	LBGA256
LPC4350FET180	264 kB	yes	yes	yes	yes/yes	8	yes	yes	118	TFBGA180
LPC4350FBD208	264 kB	yes	yes	yes	yes/yes	8	yes	yes	142	LQFP208
LPC4330FET256	264 kB	no	yes	yes	yes/yes	8	yes	yes	164	LBGA256
LPC4330FET180	264 kB	no	yes	yes	yes/yes	8	yes	yes	118	TFBGA180
LPC4330FET100	264 kB	no	yes	yes	yes/no	4	no	no	49	TFBGA100
LPC4330FBD144	264 kB	no	yes	yes	yes/no	8	yes	no	83	LQFP144
LPC4320FET100	200 kB	no	no	yes	no	4	no	no	49	TFBGA100
LPC4320FBD144	200 kB	no	no	yes	no	8	yes	no	83	LQFP144
LPC4320FBD100	200 kB	no	no	yes	no	5	no	no	49	LQFP100
LPC4310FET100	168 kB	no	no	no	no	4	no	no	49	TFBGA100
LPC4310FBD144	168 kB	no	no	no	no	8	yes	no	83	LQFP144

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

5. Block diagram



(1) Not available on all parts (see Table 2).

Fig 1. LPC4350/30/20/10 Block diagram

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

6. Pinning information

6.1 Pinning




Fig 2. Pin configuration LBGA256 package




Fig 3. Pin configuration TFBGA180 package




Fig 4. Pin configuration TFBGA100 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 5. Pin configuration LQFP208 package




Fig 6. Pin configuration LQFP144 package




Fig 7. Pin configuration LQFP100 package

6.2 Pin description

On the LPC4350/30/20/10, digital pins are grouped into 16 ports, named P0 to P9 and PA to PF, with up to 20 pins used per port. Each digital pin can support up to eight different digital functions, including General Purpose I/O (GPIO), selectable through the System Configuration Unit (SCU) registers. The pin name is not indicative of the GPIO port assigned to it.

Not all functions listed in Table 3 are available on all packages. See Table 2 for availability of USB0, USB1, Ethernet, and LCD functions.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
Multiplexed digital pins										
P0_0	L3	x	G2	47	32	22	[3]	I; PU	I/O	**GPIO0[0] —** General purpose digital input/output pin.
									I/O	**SSP1_MISO —** Master In Slave Out for SSP1.
									I	**ENET_RXD1 —** Ethernet receive data 1 (RMII/MII interface).
									I/O	**SGPIO0 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**I2S0_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I²S-bus specification*.
									I/O	**I2S1_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I²S-bus specification*.
P0_1	M2	x	G1	50	34	23	[3]	I; PU	I/O	**GPIO0[1] —** General purpose digital input/output pin.
									I/O	**SSP1_MOSI —** Master Out Slave in for SSP1.
									I	**ENET_COL —** Ethernet Collision detect (MII interface).
									I/O	**SGPIO1 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
										ENET_TX_EN — Ethernet transmit enable (RMII/MII interface).
									I/O	**I2S1_TX_SDA —** I2S1 transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I²S-bus specification*.
P1_0	P2	x	H1	54	38	25	[3]	I; PU	I/O	**GPIO0[4] —** General purpose digital input/output pin.
									I	**CTIN_3 —** SCT input 3. Capture input 1 of timer 1.
									I/O	**EMC_A5 —** External memory address line 5.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SSP0_SSEL —** Slave Select for SSP0.
									I/O	**SGPIO7 —** General purpose digital input/output pin.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P1_1	R2	x	K2	58	42	28	[3]	I; PU	I/O	**GPIO0[8] —** General purpose digital input/output pin. Boot pin (see Table 5).
									O	**CTOUT_7 —** SCT output 7. Match output 3 of timer 1.
									I/O	**EMC_A6 —** External memory address line 6.
									I/O	**SGPIO8 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SSP0_MISO —** Master In Slave Out for SSP0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P1_2	R3	x	K1	60	43	29	[3]	I; PU	I/O	**GPIO0[9] —** General purpose digital input/output pin. Boot pin (see Table 5).
									O	**CTOUT_6 —** SCT output 6. Match output 2 of timer 1.
									I/O	**EMC_A7 —** External memory address line 7.
									I/O	**SGPIO9 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SSP0_MOSI —** Master Out Slave in for SSP0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P1_3	P5	x	J1	61	44	30	[3]	I; PU	I/O	**GPIO0[10] —** General purpose digital input/output pin.
									O	**CTOUT_8 —** SCT output 8. Match output 0 of timer 2.
									I/O	**SGPIO10 —** General purpose digital input/output pin.
									O	**$\overline{\text{EMC_OE}}$ —** LOW active Output Enable signal.
									O	**USB0_IND1 —** USB0 port indicator LED control output 1.
									I/O	**SSP1_MISO —** Master In Slave Out for SSP1.
									-	**R —** Function reserved.
									O	**SD_RST —** SD/MMC reset signal for MMC4.4 card.
P1_4	T3	x	J2	64	47	32	[3]	I; PU	I/O	**GPIO0[11] —** General purpose digital input/output pin.
									O	**CTOUT_9 —** SCT output 9. Match output 1 of timer 2.
									I/O	**SGPIO11 —** General purpose digital input/output pin.
									O	**$\overline{\text{EMC_BLS0}}$ —** LOW active Byte Lane select signal 0.
									O	**USB0_IND0 —** USB0 port indicator LED control output 0.
									I/O	**SSP1_MOSI —** Master Out Slave in for SSP1.
									-	**R —** Function reserved.
									O	**SD_VOLT1 —** SD/MMC bus voltage select output 1.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P1_5	R5	x	J4	65	48	33	[3]	I; PU	I/O	**GPIO1[8] —** General purpose digital input/output pin.
									O	**CTOUT_10 —** SCT output 10. Match output 2 of timer 2.
									-	**R —** Function reserved.
									O	**$\overline{\text{EMC_CS0}}$ —** LOW active Chip Select 0 signal.
									O	**USB0_PWR_FAULT —** Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
									I/O	**SSP1_SSEL —** Slave Select for SSP1.
									I/O	**SGPIO15 —** General purpose digital input/output pin.
									O	**SD_POW —** SD/MMC power monitor output.
P1_6	T4	x	K4	67	49	34	[3]	I; PU	I/O	**GPIO1[9] —** General purpose digital input/output pin.
									I	**CTIN_5 —** SCT input 5. Capture input 2 of timer 2.
									-	**R —** Function reserved.
									O	**$\overline{\text{EMC_WE}}$ —** LOW active Write Enable signal.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO14 —** General purpose digital input/output pin.
									I/O	**SD_CMD —** SD/MMC command signal.
P1_7	T5	x	G4	69	50	35	[3]	I; PU	I/O	**GPIO1[0] —** General purpose digital input/output pin.
									I	**U1_DSR —** Data Set Ready input for UART1.
									O	**CTOUT_13 —** SCT output 13. Match output 1 of timer 3.
									I/O	**EMC_D0 —** External memory data line 0.
									O	**USB0_PPWR —** VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the $\overline{\text{USB_PPWR}}$ used on other NXP LPC parts.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P1_8	R7	x	H5	71	51	36	[3]	I; PU	I/O	**GPIO1[1] —** General purpose digital input/output pin.
									O	**U1_DTR —** Data Terminal Ready output for UART1.
									O	**CTOUT_12 —** SCT output 12. Match output 0 of timer 3.
									I/O	**EMC_D1 —** External memory data line 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**SD_VOLT0 —** SD/MMC bus voltage select output 0.
P1_9	T7	x	J5	73	52	37	[3]	I; PU	I/O	**GPIO1[2] —** General purpose digital input/output pin.
									O	**U1_RTS —** Request to Send output for UART1.
									O	**CTOUT_11 —** SCT output 11. Match output 3 of timer 2.
									I/O	**EMC_D2 —** External memory data line 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SD_DAT0 —** SD/MMC data bus line 0.
P1_10	R8	x	H6	75	53	38	[3]	I; PU	I/O	**GPIO1[3] —** General purpose digital input/output pin.
									I	**U1_RI —** Ring Indicator input for UART1.
									O	**CTOUT_14 —** SCT output 14. Match output 2 of timer 3.
									I/O	**EMC_D3 —** External memory data line 3.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SD_DAT1 —** SD/MMC data bus line 1.
P1_11	T9	x	J7	77	55	39	[3]	I; PU	I/O	**GPIO1[4] —** General purpose digital input/output pin.
									I	**U1_CTS —** Clear to Send input for UART1.
									O	**CTOUT_15 —** SCT output 15. Match output 3 of timer 3.
									I/O	**EMC_D4 —** External memory data line 4.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SD_DAT2 —** SD/MMC data bus line 2.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P1_12	R9	x	K7	78	56	40	[3]	I; PU	I/O	**GPIO1[5] —** General purpose digital input/output pin.
									I	**U1_DCD —** Data Carrier Detect input for UART1.
									-	**R —** Function reserved.
									I/O	**EMC_D5 —** External memory data line 5.
									I	**T0_CAP1 —** Capture input 1 of timer 0.
									-	**R —** Function reserved.
									I/O	**SGPIO8 —** General purpose digital input/output pin.
									I/O	**SD_DAT3 —** SD/MMC data bus line 3.
P1_13	R10	x	H8	83	60	41	[3]	I; PU	I/O	**GPIO1[6] —** General purpose digital input/output pin.
									O	**U1_TXD —** Transmitter output for UART1.
									-	**R —** Function reserved.
									I/O	**EMC_D6 —** External memory data line 6.
									I	**T0_CAP0 —** Capture input 0 of timer 0.
									-	**R —** Function reserved.
									I/O	**SGPIO9 —** General purpose digital input/output pin.
									I	**SD_CD —** SD/MMC card detect input.
P1_14	R11	x	J8	85	61	42	[3]	I; PU	I/O	**GPIO1[7] —** General purpose digital input/output pin.
									I	**U1_RXD —** Receiver input for UART1.
									-	**R —** Function reserved.
									I/O	**EMC_D7 —** External memory data line 7.
									O	**T0_MAT2 —** Match output 2 of timer 0.
									-	**R —** Function reserved.
									I/O	**SGPIO10 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
P1_15	T12	x	K8	87	62	43	[3]	I; PU	I/O	**GPIO0[2] —** General purpose digital input/output pin.
									O	**U2_TXD —** Transmitter output for USART2.
									I/O	**SGPIO2 —** General purpose digital input/output pin.
									I	**ENET_RXD0 —** Ethernet receive data 0 (RMII/MII interface).
									O	**T0_MAT1 —** Match output 1 of timer 0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P1_16	M7	x	H9	90	64	44	[3]	I; PU	I/O	**GPIO0[3] —** General purpose digital input/output pin.
									I	**U2_RXD —** Receiver input for USART2.
									I/O	**SGPIO3 —** General purpose digital input/output pin.
									I	**ENET_CRS —** Ethernet Carrier Sense (MII interface).
									O	**T0_MAT0 —** Match output 0 of timer 0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**ENET_RX_DV —** Ethernet Receive Data Valid (RMII/MII interface).
P1_17	M8	x	H10	93	66	45	[4]	I; PU	I/O	**GPIO0[12] —** General purpose digital input/output pin.
									I/O	**U2_UCLK —** Serial clock input/output for USART2 in synchronous mode.
									-	**R —** Function reserved.
									I/O	**ENET_MDIO —** Ethernet MIIM data input and output.
									I	**T0_CAP3 —** Capture input 3 of timer 0.
									O	**CAN1_TD —** CAN1 transmitter output.
									I/O	**SGPIO11 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
P1_18	N12	x	J10	95	67	46	[3]	I; PU	I/O	**GPIO0[13] —** General purpose digital input/output pin.
									I/O	**U2_DIR —** RS-485/EIA-485 output enable/direction control for USART2.
									-	**R —** Function reserved.
									O	**ENET_TXD0 —** Ethernet transmit data 0 (RMII/MII interface).
									O	**T0_MAT3 —** Match output 3 of timer 0.
									I	**CAN1_RD —** CAN1 receiver input.
									I/O	**SGPIO12 —** General purpose digital input/output pin.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P1_19	M11	x	K9	96	68	47	[3]	I; PU	I	**ENET_TX_CLK (ENET_REF_CLK) —** Ethernet Transmit Clock (MII interface) or Ethernet Reference Clock (RMII interface).
									I/O	**SSP1_SCK —** Serial clock for SSP1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**CLKOUT —** Clock output pin.
									-	**R —** Function reserved.
									O	**I2S0_RX_MCLK —** I2S receive master clock.
									I/O	**I2S1_TX_SCK —** Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S-bus specification.
P1_20	M10	x	K10	100	70	48	[3]	I; PU	I/O	**GPIO0[15] —** General purpose digital input/output pin.
									I/O	**SSP1_SSEL —** Slave Select for SSP1.
									-	**R —** Function reserved.
									O	**ENET_TXD1 —** Ethernet transmit data 1 (RMII/MII interface).
									I	**T0_CAP2 —** Capture input 2 of timer 0.
									-	**R —** Function reserved.
									I/O	**SGPIO13 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
P2_0	T16	x	G10	108	75	50	[3]	I; PU	I/O	**SGPIO4 —** General purpose digital input/output pin.
									O	**U0_TXD —** Transmitter output for USART0.
									I/O	**EMC_A13 —** External memory address line 13.
									O	**USB0_PPWR —** VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
									I/O	**GPIO5[0] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**T3_CAP0 —** Capture input 0 of timer 3.
									O	**ENET_MDC —** Ethernet MIIM clock.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P2_1	N15	x	G7	116	81	54	[3]	I; PU	I/O	**SGPIO5 —** General purpose digital input/output pin.
									I	**U0_RXD —** Receiver input for USART0.
									I/O	**EMC_A12 —** External memory address line 12.
									O	**USB0_PWR_FAULT —** Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
									I/O	**GPIO5[1] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**T3_CAP1 —** Capture input 1 of timer 3.
									-	**R —** Function reserved.
P2_2	M15	x	F5	121	84	56	[3]	I; PU	I/O	**SGPIO6 —** General purpose digital input/output pin.
									I/O	**U0_UCLK —** Serial clock input/output for USART0 in synchronous mode.
									I/O	**EMC_A11 —** External memory address line 11.
									O	**USB0_IND1 —** USB0 port indicator LED control output 1.
									I/O	**GPIO5[2] —** General purpose digital input/output pin.
									I	**CTIN_6 —** SCT input 6. Capture input 1 of timer 3.
									I	**T3_CAP2 —** Capture input 2 of timer 3.
									-	**R —** Function reserved.
P2_3	J12	x	D8	127	87	57	[4]	I; PU	I/O	**SGPIO12 —** General purpose digital input/output pin.
									I/O	**I2C1_SDA —** I^2C1 data input/output (this pin does not use a specialized I^2C pad).
									O	**U3_TXD —** Transmitter output for USART3.
									I	**CTIN_1 —** SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
									I/O	**GPIO5[3] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**T3_MAT0 —** Match output 0 of timer 3.
									O	**USB0_PPWR —** VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the $\overline{\text{USB_PPWR}}$ used on other NXP LPC parts.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P2_4	K11	x	D9	128	88	58	[4]	I; PU	I/O	**SGPIO13 —** General purpose digital input/output pin.
									I/O	**I2C1_SCL —** I^2C1 clock input/output (this pin does not use a specialized I^2C pad).
									I	**U3_RXD —** Receiver input for USART3.
									I	**CTIN_0 —** SCT input 0. Capture input 0 of timer 0, 1, 2, 3.
									I/O	**GPIO5[4] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**T3_MAT1 —** Match output 1 of timer 3.
									O	**USB0_PWR_FAULT —** Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
P2_5	K14	x	D10	131	91	61	[4]	I; PU	I/O	**SGPIO14 —** General purpose digital input/output pin.
									I	**CTIN_2 —** SCT input 2. Capture input 2 of timer 0.
									I	**USB1_VBUS —** Monitors the presence of USB1 bus power. **Note:** This signal must be HIGH for USB reset to occur.
									I	**ADCTRIG1 —** ADC trigger input 1.
									I/O	**GPIO5[5] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**T3_MAT2 —** Match output 2 of timer 3.
									O	**USB0_IND0 —** USB0 port indicator LED control output 0.
P2_6	K16	x	G9	137	95	64	[3]	I; PU	I/O	**SGPIO7 —** General purpose digital input/output pin.
									I/O	**U0_DIR —** RS-485/EIA-485 output enable/direction control for USART0.
									I/O	**EMC_A10 —** External memory address line 10.
									O	**USB0_IND0 —** USB0 port indicator LED control output 0.
									I/O	**GPIO5[6] —** General purpose digital input/output pin.
									I	**CTIN_7 —** SCT input 7.
									I	**T3_CAP3 —** Capture input 3 of timer 3.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P2_7	H14	x	C10	138	96	65	[3]	I; PU	I/O	**GPIO0[7] —** General purpose digital input/output pin. If this pin is pulled LOW at reset, the part enters ISP mode using USART0.
									O	**CTOUT_1 —** SCT output 1. Match output 1 of timer 0.
									I/O	**U3_UCLK —** Serial clock input/output for USART3 in synchronous mode.
									I/O	**EMC_A9 —** External memory address line 9.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**T3_MAT3 —** Match output 3 of timer 3.
									-	**R —** Function reserved.
P2_8	J16	x	C6	140	98	67	[3]	I; PU	I/O	**SGPIO15 —** General purpose digital input/output pin. Boot pin (see Table 5).
									O	**CTOUT_0 —** SCT output 0. Match output 0 of timer 0.
									I/O	**U3_DIR —** RS-485/EIA-485 output enable/direction control for USART3.
									I/O	**EMC_A8 —** External memory address line 8.
									I/O	**GPIO5[7] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P2_9	H16	x	B10	144	102	70	[3]	I; PU	I/O	**GPIO1[10] —** General purpose digital input/output pin. Boot pin (see Table 5).
									O	**CTOUT_3 —** SCT output 3. Match output 3 of timer 0.
									I/O	**U3_BAUD —** Baud pin for USART3.
									I/O	**EMC_A0 —** External memory address line 0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P2_10	G16	x	E8	146	104	71	[3]	I; PU	I/O	**GPIO0[14] —** General purpose digital input/output pin.
									O	**CTOUT_2 —** SCT output 2. Match output 2 of timer 0.
									O	**U2_TXD —** Transmitter output for USART2.
									I/O	**EMC_A1 —** External memory address line 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P2_11	F16	x	A9	148	105	72	[3]	I; PU	I/O	**GPIO1[11] —** General purpose digital input/output pin.
									O	**CTOUT_5 —** SCT output 5. Match output 1 of timer 1.
									I	**U2_RXD —** Receiver input for USART2.
									I/O	**EMC_A2 —** External memory address line 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P2_12	E15	x	B9	153	106	73	[3]	I; PU	I/O	**GPIO1[12] —** General purpose digital input/output pin.
									O	**CTOUT_4 —** SCT output 4. Match output 0 of timer 1.
									-	**R —** Function reserved.
									I/O	**EMC_A3 —** External memory address line 3.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**U2_UCLK —** Serial clock input/output for USART2 in synchronous mode.
P2_13	C16	x	A10	156	108	75	[3]	I; PU	I/O	**GPIO1[13] —** General purpose digital input/output pin.
									I	**CTIN_4 —** SCT input 4. Capture input 2 of timer 1.
									-	**R —** Function reserved.
									I/O	**EMC_A4 —** External memory address line 4.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**U2_DIR —** RS-485/EIA-485 output enable/direction control for USART2.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P3_0	F13	x	A8	161	112	78	[3]	I; PU	I/O	**I2S0_RX_SCK —** I2S receive clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *I²S-bus specification*.
									O	**I2S0_RX_MCLK —** I2S receive master clock.
									I/O	**I2S0_TX_SCK —** Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I²S-bus specification.
									O	**I2S0_TX_MCLK —** I2S transmit master clock.
									I/O	**SSP0_SCK —** Serial clock for SSP0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P3_1	G11	x	F7	163	114	79	[3]	I; PU	I/O	**I2S0_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I²S-bus specification*.
									I/O	**I2S0_RX_WS —** Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I²S-bus specification*.
									I	**CAN0_RD —** CAN receiver input.
									O	**USB1_IND1 —** USB1 Port indicator LED control output 1.
									I/O	**GPIO5[8] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**LCD_VD15 —** LCD data.
									-	**R —** Function reserved.
P3_2	F11	x	G6	166	116	80	[3]	I; PU	I/O	**I2S0_TX_SDA —** I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I²S-bus specification*.
									I/O	**I2S0_RX_SDA —** I2S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I²S-bus specification*.
									O	**CAN0_TD —** CAN transmitter output.
									O	**USB1_IND0 —** USB1 Port indicator LED control output 0.
									I/O	**GPIO5[9] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**LCD_VD14 —** LCD data.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P3_3	B14	x	A7	169	118	81	[5]	I; PU	-	**R —** Function reserved.
									I/O	**SPI_SCK —** Serial clock for SPI.
									I/O	**SSP0_SCK —** Serial clock for SSP0.
									O	**SPIFI_SCK —** Serial clock for SPIFI.
									O	**CGU_OUT1 —** CGU spare clock output 1.
									-	**R —** Function reserved.
									O	**I2S0_TX_MCLK —** I2S transmit master clock.
									I/O	**I2S1_TX_SCK —** Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S-bus specification.
P3_4	A15	x	B8	171	119	82	[3]	I; PU	I/O	**GPIO1[14] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SPIFI_SIO3 —** I/O lane 3 for SPIFI.
									O	**U1_TXD —** Transmitter output for UART 1.
									I/O	**I2S0_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
									I/O	**I2S1_RX_SDA —** I2S1 Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
									O	**LCD_VD13 —** LCD data.
P3_5	C12	x	B7	173	121	84	[3]	I; PU	I/O	**GPIO1[15] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SPIFI_SIO2 —** I/O lane 2 for SPIFI.
									I	**U1_RXD —** Receiver input for UART 1.
									I/O	**I2S0_TX_SDA —** I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
									I/O	**I2S1_RX_WS —** Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
									O	**LCD_VD12 —** LCD data.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P3_6	B13	x	C7	174	122	85	[3]	I; PU	I/O	**GPIO0[6] —** General purpose digital input/output pin.
									I/O	**SPI_MISO —** Master In Slave Out for SPI.
									I/O	**SSP0_SSEL —** Slave Select for SSP0.
									I/O	**SPIFI_MISO —** Input 1 in SPIFI quad mode; SPIFI output IO1.
									-	**R —** Function reserved.
									I/O	**SSP0_MISO —** Master In Slave Out for SSP0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P3_7	C11	x	D7	176	123	86	[3]	I; PU	-	**R —** Function reserved.
									I/O	**SPI_MOSI —** Master Out Slave In for SPI.
									I/O	**SSP0_MISO —** Master In Slave Out for SSP0.
									I/O	**SPIFI_MOSI —** Input I0 in SPIFI quad mode; SPIFI output IO0.
									I/O	**GPIO5[10] —** General purpose digital input/output pin.
									I/O	**SSP0_MOSI —** Master Out Slave in for SSP0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P3_8	C10	x	E7	179	124	87	[3]	I; PU	-	**R —** Function reserved.
									I	**SPI_SSEL —** Slave Select for SPI. Note that this pin in an input pin only. The SPI in master mode cannot drive the CS input on the slave. Any GPIO pin can be used for SPI chip select in master mode.
									I/O	**SSP0_MOSI —** Master Out Slave in for SSP0.
									I/O	**SPIFI_CS —** SPIFI serial flash chip select.
									I/O	**GPIO5[11] —** General purpose digital input/output pin.
									I/O	**SSP0_SSEL —** Slave Select for SSP0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P4_0	D5	x	-	1	1	-	[3]	I; PU	I/O	**GPIO2[0] —** General purpose digital input/output pin.
									O	**MCOA0 —** Motor control PWM channel 0, output A.
									I	**NMI —** External interrupt input to NMI.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**LCD_VD13 —** LCD data.
									I/O	**U3_UCLK —** Serial clock input/output for USART3 in synchronous mode.
									-	**R —** Function reserved.
P4_1	A1	x	-	3	3	-	[6]	I; PU	I/O	**GPIO2[1] —** General purpose digital input/output pin.
									O	**CTOUT_1 —** SCT output 1. Match output 1 of timer 0.
									O	**LCD_VD0 —** LCD data.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**LCD_VD19 —** LCD data.
									O	**U3_TXD —** Transmitter output for USART3.
									I	**ENET_COL —** Ethernet Collision detect (MII interface).
									I	**ADC0_1 —** ADC0, input channel 1.
P4_2	D3	x	-	12	8	-	[3]	I; PU	I/O	**GPIO2[2] —** General purpose digital input/output pin.
									O	**CTOUT_0 —** SCT output 0. Match output 0 of timer 0.
									O	**LCD_VD3 —** LCD data.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**LCD_VD12 —** LCD data.
									I	**U3_RXD —** Receiver input for USART3.
									I/O	**SGPIO8 —** General purpose digital input/output pin.
P4_3	C2	x	-	10	7	-	[6]	I; PU	I/O	**GPIO2[3] —** General purpose digital input/output pin.
									O	**CTOUT_3 —** SCT output 3. Match output 3 of timer 0.
									O	**LCD_VD2 —** LCD data.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**LCD_VD21 —** LCD data.
									I/O	**U3_BAUD —** Baud pin for USART3.
									I/O	**SGPIO9 —** General purpose digital input/output pin.
									I	**ADC0_0 —** ADC0, input channel 0.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P4_4	B1	x	-	14	9	-	[6]	I; PU	I/O	**GPIO2[4] —** General purpose digital input/output pin.
									O	**CTOUT_2 —** SCT output 2. Match output 2 of timer 0.
									O	**LCD_VD1 —** LCD data.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**LCD_VD20 —** LCD data.
									I/O	**U3_DIR —** RS-485/EIA-485 output enable/direction control for USART3.
									I/O	**SGPIO10 —** General purpose digital input/output pin.
									O	**DAC —** DAC output.
P4_5	D2	x	-	15	10	-	[3]	I; PU	I/O	**GPIO2[5] —** General purpose digital input/output pin.
									O	**CTOUT_5 —** SCT output 5. Match output 1 of timer 1.
									O	**LCD_FP —** Frame pulse (STN). Vertical synchronization pulse (TFT).
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO11 —** General purpose digital input/output pin.
P4_6	C1	x	-	17	11	-	[3]	I; PU	I/O	**GPIO2[6] —** General purpose digital input/output pin.
									O	**CTOUT_4 —** SCT output 4. Match output 0 of timer 1.
									O	**LCD_ENAB/LCDM —** STN AC bias drive or TFT data enable input.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO12 —** General purpose digital input/output pin.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P4_7	H4	x	-	21	14	-	[3]	O; PU	O	**LCD_DCLK —** LCD panel clock.
									I	**GP_CLKIN —** General purpose clock input to the CGU.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**I2S1_TX_SCK —** Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S-bus specification.
									I/O	**I2S0_TX_SCK —** Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S-bus specification.
P4_8	E2	x	-	23	15	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_5 —** SCT input 5. Capture input 2 of timer 2.
									O	**LCD_VD9 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[12] —** General purpose digital input/output pin.
									O	**LCD_VD22 —** LCD data.
									O	**CAN1_TD —** CAN1 transmitter output.
									I/O	**SGPIO13 —** General purpose digital input/output pin.
P4_9	L2	x	-	48	33	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_6 —** SCT input 6. Capture input 1 of timer 3.
									O	**LCD_VD11 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[13] —** General purpose digital input/output pin.
									O	**LCD_VD15 —** LCD data.
									I	**CAN1_RD —** CAN1 receiver input.
									I/O	**SGPIO14 —** General purpose digital input/output pin.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P4_10	M3	x	-	51	35	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_2 —** SCT input 2. Capture input 2 of timer 0.
									O	**LCD_VD10 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[14] —** General purpose digital input/output pin.
									O	**LCD_VD14 —** LCD data.
									-	**R —** Function reserved.
									I/O	**SGPIO15 —** General purpose digital input/output pin.
P5_0	N3	x	-	53	37	-	[3]	I; PU	I/O	**GPIO2[9] —** General purpose digital input/output pin.
									O	**MCOB2 —** Motor control PWM channel 2, output B.
									I/O	**EMC_D12 —** External memory data line 12.
									-	**R —** Function reserved.
									I	**U1_DSR —** Data Set Ready input for UART 1.
									I	**T1_CAP0 —** Capture input 0 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P5_1	P3	x	-	55	39	-	[3]	I; PU	I/O	**GPIO2[10] —** General purpose digital input/output pin.
									I	**MCI2 —** Motor control PWM channel 2, input.
									I/O	**EMC_D13 —** External memory data line 13.
									-	**R —** Function reserved.
									O	**U1_DTR —** Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
									I	**T1_CAP1 —** Capture input 1 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P5_2	R4	x	-	63	46	-	[3]	I; PU	I/O	**GPIO2[11] —** General purpose digital input/output pin.
									I	**MCI1 —** Motor control PWM channel 1, input.
									I/O	**EMC_D14 —** External memory data line 14.
									-	**R —** Function reserved.
									O	**U1_RTS —** Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
									I	**T1_CAP2 —** Capture input 2 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P5_3	T8	x	-	76	54	-	[3]	I; PU	I/O	**GPIO2[12] —** General purpose digital input/output pin.
									I	**MCI0 —** Motor control PWM channel 0, input.
									I/O	**EMC_D15 —** External memory data line 15.
									-	**R —** Function reserved.
									I	**U1_RI —** Ring Indicator input for UART 1.
									I	**T1_CAP3 —** Capture input 3 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P5_4	P9	x	-	80	57	-	[3]	I; PU	I/O	**GPIO2[13] —** General purpose digital input/output pin.
									O	**MCOB0 —** Motor control PWM channel 0, output B.
									I/O	**EMC_D8 —** External memory data line 8.
									-	**R —** Function reserved.
									I	**U1_CTS —** Clear to Send input for UART 1.
									O	**T1_MAT0 —** Match output 0 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P5_5	P10	x	-	81	58	-	[3]	I; PU	I/O	**GPIO2[14] —** General purpose digital input/output pin.
									O	**MCOA1 —** Motor control PWM channel 1, output A.
									I/O	**EMC_D9 —** External memory data line 9.
									-	**R —** Function reserved.
									I	**U1_DCD —** Data Carrier Detect input for UART 1.
									O	**T1_MAT1 —** Match output 1 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P5_6	T13	x	-	89	63	-	[3]	I; PU	I/O	**GPIO2[15] —** General purpose digital input/output pin.
									O	**MCOB1 —** Motor control PWM channel 1, output B.
									I/O	**EMC_D10 —** External memory data line 10.
									-	**R —** Function reserved.
									O	**U1_TXD —** Transmitter output for UART 1.
									O	**T1_MAT2 —** Match output 2 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P5_7	R12	x	-	91	65	-	[3]	I; PU	I/O	**GPIO2[7] —** General purpose digital input/output pin.
									O	**MCOA2 —** Motor control PWM channel 2, output A.
									I/O	**EMC_D11 —** External memory data line 11.
									-	**R —** Function reserved.
									I	**U1_RXD —** Receiver input for UART 1.
									O	**T1_MAT3 —** Match output 3 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_0	M12	x	H7	105	73	-	[3]	I; PU	-	**R —** Function reserved.
									O	**I2S0_RX_MCLK —** I2S receive master clock.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**I2S0_RX_SCK —** Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *I^2S-bus specification*.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_1	R15	x	G5	107	74	-	[3]	I; PU	I/O	**GPIO3[0] —** General purpose digital input/output pin.
									O	**$\overline{\text{EMC_DYCS1}}$ —** SDRAM chip select 1.
									I/O	**U0_UCLK —** Serial clock input/output for USART0 in synchronous mode.
									I/O	**I2S0_RX_WS —** Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
									-	**R —** Function reserved.
									I	**T2_CAP0 —** Capture input 2 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P6_2	L13	x	J9	111	78	-	[3]	I; PU	I/O	**GPIO3[1] —** General purpose digital input/output pin.
									O	**EMC_CKEOUT1 —** SDRAM clock enable 1.
									I/O	**U0_DIR —** RS-485/EIA-485 output enable/direction control for USART0.
									I/O	**I2S0_RX_SDA —** I2S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
									-	**R —** Function reserved.
									I	**T2_CAP1 —** Capture input 1 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_3	P15	x	-	113	79	-	[3]	I; PU	I/O	**GPIO3[2] —** General purpose digital input/output pin.
									O	**USB0_PPWR —** VBUS drive signal (towards external charge pump or power management unit); indicates that the VBUS signal must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
									I/O	**SGPIO4 —** General purpose digital input/output pin.
									O	**$\overline{\text{EMC_CS1}}$ —** LOW active Chip Select 1 signal.
									-	**R —** Function reserved.
									I	**T2_CAP2 —** Capture input 2 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_4	R16	x	F6	114	80	53	[3]	I; PU	I/O	**GPIO3[3] —** General purpose digital input/output pin.
									I	**CTIN_6 —** SCT input 6. Capture input 1 of timer 3.
									O	**U0_TXD —** Transmitter output for USART0.
									O	**$\overline{\text{EMC_CAS}}$ —** LOW active SDRAM Column Address Strobe.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P6_5	P16	x	F9	117	82	55	[3]	I; PU	I/O	**GPIO3[4] —** General purpose digital input/output pin.
									O	**CTOUT_6 —** SCT output 6. Match output 2 of timer 1.
									I	**U0_RXD —** Receiver input for USART0.
									O	**EMC_RAS —** LOW active SDRAM Row Address Strobe.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_6	L14	x	-	119	83	-	[3]	I; PU	I/O	**GPIO0[5] —** General purpose digital input/output pin.
									O	**EMC_BLS1 —** LOW active Byte Lane select signal 1.
									I/O	**SGPIO5 —** General purpose digital input/output pin.
									O	**USB0_PWR_FAULT —** Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
									-	**R —** Function reserved.
									I	**T2_CAP3 —** Capture input 3 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_7	J13	x	-	123	85	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**EMC_A15 —** External memory address line 15.
									I/O	**SGPIO6 —** General purpose digital input/output pin.
									O	**USB0_IND1 —** USB0 port indicator LED control output 1.
									I/O	**GPIO5[15] —** General purpose digital input/output pin.
									O	**T2_MAT0 —** Match output 0 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P6_8	H13	x	-	125	86	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**EMC_A14 —** External memory address line 14.
									I/O	**SGPIO7 —** General purpose digital input/output pin.
									O	**USB0_IND0 —** USB0 port indicator LED control output 0.
									I/O	**GPIO5[16] —** General purpose digital input/output pin.
									O	**T2_MAT1 —** Match output 1 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_9	J15	x	F8	139	97	66	[3]	I; PU	I/O	**GPIO3[5] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**$\overline{\text{EMC_DYCS0}}$ —** SDRAM chip select 0.
									-	**R —** Function reserved.
									O	**T2_MAT2 —** Match output 2 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_10	H15	x	-	142	100	-	[3]	I; PU	I/O	**GPIO3[6] —** General purpose digital input/output pin.
									O	**$\overline{\text{MCABORT}}$ —** Motor control PWM, LOW-active fast abort.
									-	**R —** Function reserved.
									O	**EMC_DQMOUT1 —** Data mask 1 used with SDRAM and static devices.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P6_11	H12	x	C9	143	101	69	[3]	I; PU	I/O	**GPIO3[7] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**EMC_CKEOUT0 —** SDRAM clock enable 0.
									-	**R —** Function reserved.
									O	**T2_MAT3 —** Match output 3 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P6_12	G15	x	-	145	103	-	[3]	I; PU	I/O	**GPIO2[8] —** General purpose digital input/output pin.
									O	**CTOUT_7 —** SCT output 7. Match output 3 of timer 1.
									-	**R —** Function reserved.
									O	**EMC_DQMOUT0 —** Data mask 0 used with SDRAM and static devices.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P7_0	B16	x	-	158	110	-	[3]	I; PU	I/O	**GPIO3[8] —** General purpose digital input/output pin.
									O	**CTOUT_14 —** SCT output 14. Match output 2 of timer 3.
									-	**R —** Function reserved.
									O	**LCD_LE —** Line end signal.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO4 —** General purpose digital input/output pin.
P7_1	C14	x	-	162	113	-	[3]	I; PU	I/O	**GPIO3[9] —** General purpose digital input/output pin.
									O	**CTOUT_15 —** SCT output 15. Match output 3 of timer 3.
									I/O	**I2S0_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
									O	**LCD_VD19 —** LCD data.
									O	**LCD_VD7 —** LCD data.
									-	**R —** Function reserved.
									O	**U2_TXD —** Transmitter output for USART2.
									I/O	**SGPIO5 —** General purpose digital input/output pin.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P7_2	A16	x	-	165	115	-	[3]	I; PU	I/O	**GPIO3[10] —** General purpose digital input/output pin.
									I	**CTIN_4 —** SCT input 4. Capture input 2 of timer 1.
									I/O	**I2S0_TX_SDA —** I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I²S-bus specification*.
									O	**LCD_VD18 —** LCD data.
									O	**LCD_VD6 —** LCD data.
									-	**R —** Function reserved.
									I	**U2_RXD —** Receiver input for USART2.
									I/O	**SGPIO6 —** General purpose digital input/output pin.
P7_3	C13	x	-	167	117	-	[3]	I; PU	I/O	**GPIO3[11] —** General purpose digital input/output pin.
									I	**CTIN_3 —** SCT input 3. Capture input 1 of timer 1.
									-	**R —** Function reserved.
									O	**LCD_VD17 —** LCD data.
									O	**LCD_VD5 —** LCD data.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P7_4	C8	x	-	189	132	-	[6]	I; PU	I/O	**GPIO3[12] —** General purpose digital input/output pin.
									O	**CTOUT_13 —** SCT output 13. Match output 1 of timer 3.
									-	**R —** Function reserved.
									O	**LCD_VD16 —** LCD data.
									O	**LCD_VD4 —** LCD data.
									O	**TRACEDATA[0] —** Trace data, bit 0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**ADC0_4 —** ADC0, input channel 4.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P7_5	A7	x	-	191	133	-	[6]	I; PU	I/O	**GPIO3[13] —** General purpose digital input/output pin.
									O	**CTOUT_12 —** SCT output 12. Match output 0 of timer 3.
									-	**R —** Function reserved.
									O	**LCD_VD8 —** LCD data.
									O	**LCD_VD23 —** LCD data.
									O	**TRACEDATA[1] —** Trace data, bit 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**ADC0_3 —** ADC0, input channel 3.
P7_6	C7	x	-	194	134	-	[3]	I; PU	I/O	**GPIO3[14] —** General purpose digital input/output pin.
									O	**CTOUT_11 —** SCT output 1. Match output 3 of timer 2.
									-	**R —** Function reserved.
									O	**LCD_LP —** Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
									-	**R —** Function reserved.
									O	**TRACEDATA[2] —** Trace data, bit 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
P7_7	B6	x	-	201	140	-	[6]	I; PU	I/O	**GPIO3[15] —** General purpose digital input/output pin.
									O	**CTOUT_8 —** SCT output 8. Match output 0 of timer 2.
									-	**R —** Function reserved.
									O	**LCD_PWR —** LCD panel power enable.
									-	**R —** Function reserved.
									O	**TRACEDATA[3] —** Trace data, bit 3.
									O	**ENET_MDC —** Ethernet MIIM clock.
									I/O	**SGPIO7 —** General purpose digital input/output pin.
									I	**ADC1_6 —** ADC1, input channel 6.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P8_0	E5	x	-	2	-	-	[4]	I; PU	I/O	**GPIO4[0] —** General purpose digital input/output pin.
									O	**USB0_PWR_FAULT —** Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
									-	**R —** Function reserved.
									I	**MCI2 —** Motor control PWM channel 2, input.
									I/O	**SGPIO8 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**T0_MAT0 —** Match output 0 of timer 0.
P8_1	H5	x	-	34	-	-	[4]	I; PU	I/O	**GPIO4[1] —** General purpose digital input/output pin.
									O	**USB0_IND1 —** USB0 port indicator LED control output 1.
									-	**R —** Function reserved.
									I	**MCI1 —** Motor control PWM channel 1, input.
									I/O	**SGPIO9 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**T0_MAT1 —** Match output 1 of timer 0.
P8_2	K4	x	-	36	-	-	[4]	I; PU	I/O	**GPIO4[2] —** General purpose digital input/output pin.
									O	**USB0_IND0 —** USB0 port indicator LED control output 0.
									-	**R —** Function reserved.
									I	**MCI0 —** Motor control PWM channel 0, input.
									I/O	**SGPIO10 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**T0_MAT2 —** Match output 2 of timer 0.
P8_3	J3	x	-	37	-	-	[3]	I; PU	I/O	**GPIO4[3] —** General purpose digital input/output pin.
									I/O	**USB1_ULPI_D2 —** ULPI link bidirectional data line 2.
									-	**R —** Function reserved.
									O	**LCD_VD12 —** LCD data.
									O	**LCD_VD19 —** LCD data.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**T0_MAT3 —** Match output 3 of timer 0.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P8_4	J2	x	-	39	-	-	[3]	I; PU	I/O	**GPIO4[4] —** General purpose digital input/output pin.
									I/O	**USB1_ULPI_D1 —** ULPI link bidirectional data line 1.
									-	**R —** Function reserved.
									O	**LCD_VD7 —** LCD data.
									O	**LCD_VD16 —** LCD data.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**T0_CAP0 —** Capture input 0 of timer 0.
P8_5	J1	x	-	40	-	-	[3]	I; PU	I/O	**GPIO4[5] —** General purpose digital input/output pin.
									I/O	**USB1_ULPI_D0 —** ULPI link bidirectional data line 0.
									-	**R —** Function reserved.
									O	**LCD_VD6 —** LCD data.
									O	**LCD_VD8 —** LCD data.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**T0_CAP1 —** Capture input 1 of timer 0.
P8_6	K3	x	-	43	-	-	[3]	I; PU	I/O	**GPIO4[6] —** General purpose digital input/output pin.
									I	**USB1_ULPI_NXT —** ULPI link NXT signal. Data flow control signal from the PHY.
									-	**R —** Function reserved.
									O	**LCD_VD5 —** LCD data.
									O	**LCD_LP —** Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**T0_CAP2 —** Capture input 2 of timer 0.
P8_7	K1	x	-	45	-	-	[3]	I; PU	I/O	**GPIO4[7] —** General purpose digital input/output pin.
									O	**USB1_ULPI_STP —** ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.
									-	**R —** Function reserved.
									O	**LCD_VD4 —** LCD data.
									O	**LCD_PWR —** LCD panel power enable.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**T0_CAP3 —** Capture input 3 of timer 0.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P8_8	L1	x	-	49	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**USB1_ULPI_CLK —** ULPI link CLK signal. 60 MHz clock generated by the PHY.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**CGU_OUT0 —** CGU spare clock output 0.
									O	**I2S1_TX_MCLK —** I2S1 transmit master clock.
P9_0	T1	x	-	59	-	-	[3]	I; PU	I/O	**GPIO4[12] —** General purpose digital input/output pin.
									O	**MCABORT —** Motor control PWM, LOW-active fast abort.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**ENET_CRS —** Ethernet Carrier Sense (MII interface).
									I/O	**SGPIO0 —** General purpose digital input/output pin.
									I/O	**SSP0_SSEL —** Slave Select for SSP0.
P9_1	N6	x	-	66	-	-	[3]	I; PU	I/O	**GPIO4[13] —** General purpose digital input/output pin.
									O	**MCOA2 —** Motor control PWM channel 2, output A.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**I2S0_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
									I	**ENET_RX_ER —** Ethernet receive error (MII interface).
									I/O	**SGPIO1 —** General purpose digital input/output pin.
									I/O	**SSP0_MISO —** Master In Slave Out for SSP0.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P9_2	N8	x	-	70	-	-	[3]	I; PU	I/O	**GPIO4[14] —** General purpose digital input/output pin.
									O	**MCOB2 —** Motor control PWM channel 2, output B.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**I2S0_TX_SDA —** I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
									I	**ENET_RXD3 —** Ethernet receive data 3 (MII interface).
									I/O	**SGPIO2 —** General purpose digital input/output pin.
									I/O	**SSP0_MOSI —** Master Out Slave in for SSP0.
P9_3	M6	x	-	79	-	-	[3]	I; PU	I/O	**GPIO4[15] —** General purpose digital input/output pin.
									O	**MCOA0 —** Motor control PWM channel 0, output A.
									O	**USB1_IND1 —** USB1 Port indicator LED control output 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**ENET_RXD2 —** Ethernet receive data 2 (MII interface).
									I/O	**SGPIO9 —** General purpose digital input/output pin.
									O	**U3_TXD —** Transmitter output for USART3.
P9_4	N10	x	-	92	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**MCOB0 —** Motor control PWM channel 0, output B.
									O	**USB1_IND0 —** USB1 Port indicator LED control output 0.
									-	**R —** Function reserved.
									I/O	**GPIO5[17] —** General purpose digital input/output pin.
									O	**ENET_TXD2 —** Ethernet transmit data 2 (MII interface).
									I/O	**SGPIO4 —** General purpose digital input/output pin.
									I	**U3_RXD —** Receiver input for USART3.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
P9_5	M9	x	-	98	69	-	[3]	I; PU	-	**R —** Function reserved.
									O	**MCOA1 —** Motor control PWM channel 1, output A.
									O	**USB1_PPWR —** VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active high). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
									-	**R —** Function reserved.
									I/O	**GPIO5[18] —** General purpose digital input/output pin.
									O	**ENET_TXD3 —** Ethernet transmit data 3 (MII interface).
									I/O	**SGPIO3 —** General purpose digital input/output pin.
									O	**U0_TXD —** Transmitter output for USART0.
P9_6	L11	x	-	103	72	-	[3]	I; PU	I/O	**GPIO4[11] —** General purpose digital input/output pin.
									O	**MCOB1 —** Motor control PWM channel 1, output B.
									O	**USB1_PWR_FAULT —** USB1 Port power fault signal indicating over-current condition; this signal monitors over-current on the USB1 bus (external circuitry required to detect over-current condition).
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**ENET_COL —** Ethernet Collision detect (MII interface).
									I/O	**SGPIO8 —** General purpose digital input/output pin.
									I	**U0_RXD —** Receiver input for USART0.
PA_0	L12	x	-	126	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**I2S1_RX_MCLK —** I2S1 receive master clock.
									O	**CGU_OUT1 —** CGU spare clock output 1.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PA_1	J14	x	-	134	-	-	[4]	I; PU	I/O	**GPIO4[8] —** General purpose digital input/output pin.
									I	**QEI_IDX —** Quadrature Encoder Interface INDEX input.
									-	**R —** Function reserved.
									O	**U2_TXD —** Transmitter output for USART2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PA_2	K15	x	-	136	-	-	[4]	I; PU	I/O	**GPIO4[9] —** General purpose digital input/output pin.
									I	**QEI_PHB —** Quadrature Encoder Interface PHB input.
									-	**R —** Function reserved.
									I	**U2_RXD —** Receiver input for USART2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PA_3	H11	x	-	147	-	-	[4]	I; PU	I/O	**GPIO4[10] —** General purpose digital input/output pin.
									I	**QEI_PHA —** Quadrature Encoder Interface PHA input.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PA_4	G13	x	-	151	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_9 —** SCT output 9. Match output 1 of timer 2.
									-	**R —** Function reserved.
									I/O	**EMC_A23 —** External memory address line 23.
									I/O	**GPIO5[19] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PB_0	B15	x	-	164	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_10 —** SCT output 10. Match output 2 of timer 2.
									O	**LCD_VD23 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[20] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PB_1	A14	x	-	175	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**USB1_ULPI_DIR —** ULPI link DIR signal. Controls the ULP data line direction.
									O	**LCD_VD22 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[21] —** General purpose digital input/output pin.
									O	**CTOUT_6 —** SCT output 6. Match output 2 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PB_2	B12	x	-	177	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D7 —** ULPI link bidirectional data line 7.
									O	**LCD_VD21 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[22] —** General purpose digital input/output pin.
									O	**CTOUT_7 —** SCT output 7. Match output 3 of timer 1.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PB_3	A13	x	-	178	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D6 —** ULPI link bidirectional data line 6.
									O	**LCD_VD20 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[23] —** General purpose digital input/output pin.
									O	**CTOUT_8 —** SCT output 8. Match output 0 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PB_4	B11	x	-	180	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D5 —** ULPI link bidirectional data line 5.
									O	**LCD_VD15 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[24] —** General purpose digital input/output pin.
									I	**CTIN_5 —** SCT input 5. Capture input 2 of timer 2.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PB_5	A12	x	-	181	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D4 —** ULPI link bidirectional data line 4.
									O	**LCD_VD14 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[25] —** General purpose digital input/output pin.
									I	**CTIN_7 —** SCT input 7.
									O	**LCD_PWR —** LCD panel power enable.
									-	**R —** Function reserved.
PB_6	A6	x	-	-	-	-	[6]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D3 —** ULPI link bidirectional data line 3.
									O	**LCD_VD13 —** LCD data.
									-	**R —** Function reserved.
									I/O	**GPIO5[26] —** General purpose digital input/output pin.
									I	**CTIN_6 —** SCT input 6. Capture input 1 of timer 3.
									O	**LCD_VD19 —** LCD data.
									-	**R —** Function reserved.
									I	**ADC0_6 —** ADC0, input channel 6.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PC_0	D4	x	-	7	-	-	[6]	I; PU	-	**R —** Function reserved.
									I	**USB1_ULPI_CLK —** ULPI link CLK signal. 60 MHz clock generated by the PHY.
									-	**R —** Function reserved.
									I/O	**ENET_RX_CLK —** Ethernet Receive Clock (MII interface).
									O	**LCD_DCLK —** LCD panel clock.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SD_CLK —** SD/MMC card clock.
									I	**ADC1_1 —** ADC1, input channel 1.
PC_1	E4	-	-	9	-	-	[3]	I; PU	I/O	**USB1_ULPI_D7 —** ULPI link bidirectional data line 7.
									-	**R —** Function reserved.
									I	**U1_RI —** Ring Indicator input for UART 1.
									O	**ENET_MDC —** Ethernet MIIM clock.
									I/O	**GPIO6[0] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**T3_CAP0 —** Capture input 0 of timer 3.
									O	**SD_VOLT0 —** SD/MMC bus voltage select output 0.
PC_2	F6	-	-	13	-	-	[3]	I; PU	I/O	**USB1_ULPI_D6 —** ULPI link bidirectional data line 6.
									-	**R —** Function reserved.
									I	**U1_CTS —** Clear to Send input for UART 1.
									O	**ENET_TXD2 —** Ethernet transmit data 2 (MII interface).
									I/O	**GPIO6[1] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**SD_RST —** SD/MMC reset signal for MMC4.4 card.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PC_3	F5	-	-	11	-	-	[6]	I; PU	I/O	**USB1_ULPI_D5 —** ULPI link bidirectional data line 5.
									-	**R —** Function reserved.
									O	**U1_RTS —** Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
									O	**ENET_TXD3 —** Ethernet transmit data 3 (MII interface).
									I/O	**GPIO6[2] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**SD_VOLT1 —** SD/MMC bus voltage select output 1.
									I	**ADC1_0 —** ADC1, input channel 0.
PC_4	F4	-	-	16	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D4 —** ULPI link bidirectional data line 4.
									-	**R —** Function reserved.
										ENET_TX_EN — Ethernet transmit enable (RMII/MII interface).
									I/O	**GPIO6[3] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**T3_CAP1 —** Capture input 1 of timer 3.
									I/O	**SD_DAT0 —** SD/MMC data bus line 0.
PC_5	G4	-	-	20	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D3 —** ULPI link bidirectional data line 3.
									-	**R —** Function reserved.
									O	**ENET_TX_ER —** Ethernet Transmit Error (MII interface).
									I/O	**GPIO6[4] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**T3_CAP2 —** Capture input 2 of timer 3.
									I/O	**SD_DAT1 —** SD/MMC data bus line 1.
PC_6	H6	-	-	22	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D2 —** ULPI link bidirectional data line 2.
									-	**R —** Function reserved.
									I	**ENET_RXD2 —** Ethernet receive data 2 (MII interface).
									I/O	**GPIO6[5] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**T3_CAP3 —** Capture input 3 of timer 3.
									I/O	**SD_DAT2 —** SD/MMC data bus line 2.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PC_7	G5	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D1 —** ULPI link bidirectional data line 1.
									-	**R —** Function reserved.
									I	**ENET_RXD3 —** Ethernet receive data 3 (MII interface).
									I/O	**GPIO6[6] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**T3_MAT0 —** Match output 0 of timer 3.
									I/O	**SD_DAT3 —** SD/MMC data bus line 3.
PC_8	N4	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									I/O	**USB1_ULPI_D0 —** ULPI link bidirectional data line 0.
									-	**R —** Function reserved.
									I	**ENET_RX_DV —** Ethernet Receive Data Valid (RMII/MII interface).
									I/O	**GPIO6[7] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**T3_MAT1 —** Match output 1 of timer 3.
									I	**SD_CD —** SD/MMC card detect input.
PC_9	K2	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**USB1_ULPI_NXT —** ULPI link NXT signal. Data flow control signal from the PHY.
									-	**R —** Function reserved.
									I	**ENET_RX_ER —** Ethernet receive error (MII interface).
									I/O	**GPIO6[8] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**T3_MAT2 —** Match output 2 of timer 3.
									O	**SD_POW —** SD/MMC power monitor output.
PC_10	M5	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**USB1_ULPI_STP —** ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.
									I	**U1_DSR —** Data Set Ready input for UART 1.
									-	**R —** Function reserved.
									I/O	**GPIO6[9] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**T3_MAT3 —** Match output 3 of timer 3.
									I/O	**SD_CMD —** SD/MMC command signal.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PC_11	L5	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**USB1_ULPI_DIR —** ULPI link DIR signal. Controls the ULP data line direction.
									I	**U1_DCD —** Data Carrier Detect input for UART 1.
									-	**R —** Function reserved.
									I/O	**GPIO6[10] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SD_DAT4 —** SD/MMC data bus line 4.
PC_12	L6	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**U1_DTR —** Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
									-	**R —** Function reserved.
									I/O	**GPIO6[11] —** General purpose digital input/output pin.
									I/O	**SGPIO11 —** General purpose digital input/output pin.
									I/O	**I2S0_TX_SDA —** I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
									I/O	**SD_DAT5 —** SD/MMC data bus line 5.
PC_13	M1	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**U1_TXD —** Transmitter output for UART 1.
									-	**R —** Function reserved.
									I/O	**GPIO6[12] —** General purpose digital input/output pin.
									I/O	**SGPIO12 —** General purpose digital input/output pin.
									I/O	**I2S0_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
									I/O	**SD_DAT6 —** SD/MMC data bus line 6.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PC_14	N1	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									I	**U1_RXD —** Receiver input for UART 1.
									-	**R —** Function reserved.
									I/O	**GPIO6[13] —** General purpose digital input/output pin.
									I/O	**SGPIO13 —** General purpose digital input/output pin.
									O	**ENET_TX_ER —** Ethernet Transmit Error (MII interface).
									I/O	**SD_DAT7 —** SD/MMC data bus line 7.
PD_0	N2	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_15 —** SCT output 15. Match output 3 of timer 3.
									O	**EMC_DQMOUT2 —** Data mask 2 used with SDRAM and static devices.
									-	**R —** Function reserved.
									I/O	**GPIO6[14] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO4 —** General purpose digital input/output pin.
PD_1	P1	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**EMC_CKEOUT2 —** SDRAM clock enable 2.
									-	**R —** Function reserved.
									I/O	**GPIO6[15] —** General purpose digital input/output pin.
									O	**SD_POW —** SD/MMC power monitor output.
									-	**R —** Function reserved.
									I/O	**SGPIO5 —** General purpose digital input/output pin.
PD_2	R1	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_7 —** SCT output 7. Match output 3 of timer 1.
									I/O	**EMC_D16 —** External memory data line 16.
									-	**R —** Function reserved.
									I/O	**GPIO6[16] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO6 —** General purpose digital input/output pin.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PD_3	P4	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_6 —** SCT output 7. Match output 2 of timer 1.
									I/O	**EMC_D17 —** External memory data line 17.
									-	**R —** Function reserved.
									I/O	**GPIO6[17] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO7 —** General purpose digital input/output pin.
PD_4	T2	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_8 —** SCT output 8. Match output 0 of timer 2.
									I/O	**EMC_D18 —** External memory data line 18.
									-	**R —** Function reserved.
									I/O	**GPIO6[18] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO8 —** General purpose digital input/output pin.
PD_5	P6	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_9 —** SCT output 9. Match output 1 of timer 2.
									I/O	**EMC_D19 —** External memory data line 19.
									-	**R —** Function reserved.
									I/O	**GPIO6[19] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO9 —** General purpose digital input/output pin.
PD_6	R6	-	-	68	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_10 —** SCT output 10. Match output 2 of timer 2.
									I/O	**EMC_D20 —** External memory data line 20.
									-	**R —** Function reserved.
									I/O	**GPIO6[20] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO10 —** General purpose digital input/output pin.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PD_7	T6	-	-	72	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_5 —** SCT input 5. Capture input 2 of timer 2.
									I/O	**EMC_D21 —** External memory data line 21.
									-	**R —** Function reserved.
									I/O	**GPIO6[21] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO11 —** General purpose digital input/output pin.
PD_8	P8	-	-	74	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_6 —** SCT input 6. Capture input 1 of timer 3.
									I/O	**EMC_D22 —** External memory data line 22.
									-	**R —** Function reserved.
									I/O	**GPIO6[22] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO12 —** General purpose digital input/output pin.
PD_9	T11	-	-	84	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_13 —** SCT output 13. Match output 1 of timer 3.
									I/O	**EMC_D23 —** External memory data line 23.
									-	**R —** Function reserved.
									I/O	**GPIO6[23] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SGPIO13 —** General purpose digital input/output pin.
PD_10	P11	-	-	86	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_1 —** SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
									O	**$\overline{\text{EMC_BLS3}}$ —** LOW active Byte Lane select signal 3.
									-	**R —** Function reserved.
									I/O	**GPIO6[24] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PD_11	N9	x	-	88	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**EMC_CS3 —** LOW active Chip Select 3 signal.
									-	**R —** Function reserved.
									I/O	**GPIO6[25] —** General purpose digital input/output pin.
									I/O	**USB1_ULPI_D0 —** ULPI link bidirectional data line 0.
									O	**CTOUT_14 —** SCT output 14. Match output 2 of timer 3.
									-	**R —** Function reserved.
PD_12	N11	x	-	94	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**EMC_CS2 —** LOW active Chip Select 2 signal.
									-	**R —** Function reserved.
									I/O	**GPIO6[26] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**CTOUT_10 —** SCT output 10. Match output 2 of timer 2.
									-	**R —** Function reserved.
PD_13	T14	x	-	97	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_0 —** SCT input 0. Capture input 0 of timer 0, 1, 2, 3.
									O	**EMC_BLS2 —** LOW active Byte Lane select signal 2.
									-	**R —** Function reserved.
									I/O	**GPIO6[27] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**CTOUT_13 —** SCT output 13. Match output 1 of timer 3.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PD_14	R13	x	-	99	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**EMC_DYCS2 —** SDRAM chip select 2.
									-	**R —** Function reserved.
									I/O	**GPIO6[28] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**CTOUT_11 —** SCT output 11. Match output 3 of timer 2.
									-	**R —** Function reserved.
PD_15	T15	x	-	101	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**EMC_A17 —** External memory address line 17.
									-	**R —** Function reserved.
									I/O	**GPIO6[29] —** General purpose digital input/output pin.
									I	**SD_WP —** SD/MMC card write protect input.
									O	**CTOUT_8 —** SCT output 8. Match output 0 of timer 2.
									-	**R —** Function reserved.
PD_16	R14	x	-	104	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**EMC_A16 —** External memory address line 16.
									-	**R —** Function reserved.
									I/O	**GPIO6[30] —** General purpose digital input/output pin.
									O	**SD_VOLT2 —** SD/MMC bus voltage select output 2.
									O	**CTOUT_12 —** SCT output 12. Match output 0 of timer 3.
									-	**R —** Function reserved.
PE_0	P14	x	-	106	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**EMC_A18 —** External memory address line 18.
									I/O	**GPIO7[0] —** General purpose digital input/output pin.
									O	**CAN1_TD —** CAN1 transmitter output.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PE_1	N14	x	-	112	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**EMC_A19 —** External memory address line 19.
									I/O	**GPIO7[1] —** General purpose digital input/output pin.
									I	**CAN1_RD —** CAN1 receiver input.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_2	M14	x	-	115	-	-	[3]	I; PU	I	**ADCTRIG0 —** ADC trigger input 0.
									I	**CAN0_RD —** CAN receiver input.
									-	**R —** Function reserved.
									I/O	**EMC_A20 —** External memory address line 20.
									I/O	**GPIO7[2] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_3	K12	x	-	118	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CAN0_TD —** CAN transmitter output.
									I	**ADCTRIG1 —** ADC trigger input 1.
									I/O	**EMC_A21 —** External memory address line 21.
									I/O	**GPIO7[3] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_4	K13	x	-	120	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**NMI —** External interrupt input to NMI.
									-	**R —** Function reserved.
									I/O	**EMC_A22 —** External memory address line 22.
									I/O	**GPIO7[4] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PE_5	N16	-	-	122	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_3 —** SCT output 3. Match output 3 of timer 0.
									O	**U1_RTS —** Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
									I/O	**EMC_D24 —** External memory data line 24.
									I/O	**GPIO7[5] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_6	M16	-	-	124	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_2 —** SCT output 2. Match output 2 of timer 0.
									I	**U1_RI —** Ring Indicator input for UART 1.
									I/O	**EMC_D25 —** External memory data line 25.
									I/O	**GPIO7[6] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_7	F15	-	-	149	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_5 —** SCT output 5. Match output 1 of timer 1.
									I	**U1_CTS —** Clear to Send input for UART1.
									I/O	**EMC_D26 —** External memory data line 26.
									I/O	**GPIO7[7] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_8	F14	-	-	150	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_4 —** SCT output 4. Match output 0 of timer 0.
									I	**U1_DSR —** Data Set Ready input for UART 1.
									I/O	**EMC_D27 —** External memory data line 27.
									I/O	**GPIO7[8] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PE_9	E16	-	-	152	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_4 —** SCT input 4. Capture input 2 of timer 1.
									I	**U1_DCD —** Data Carrier Detect input for UART 1.
									I/O	**EMC_D28 —** External memory data line 28.
									I/O	**GPIO7[9] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_10	E14	-	-	154	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**CTIN_3 —** SCT input 3. Capture input 1 of timer 1.
									O	**U1_DTR —** Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
									I/O	**EMC_D29 —** External memory data line 29.
									I/O	**GPIO7[10] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_11	D16	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_12 —** SCT output 12. Match output 0 of timer 3.
									O	**U1_TXD —** Transmitter output for UART 1.
									I/O	**EMC_D30 —** External memory data line 30.
									I/O	**GPIO7[11] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_12	D15	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_11 —** SCT output 11. Match output 3 of timer 2.
									I	**U1_RXD —** Receiver input for UART 1.
									I/O	**EMC_D31 —** External memory data line 31.
									I/O	**GPIO7[12] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PE_13	G14	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_14 —** SCT output 14. Match output 2 of timer 3.
									I/O	**I2C1_SDA —** I^2C1 data input/output (this pin does not use a specialized I^2C pad).
									O	**EMC_DQMOUT3 —** Data mask 3 used with SDRAM and static devices.
									I/O	**GPIO7[13] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_14	C15	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**$\overline{\text{EMC_DYCS3}}$ —** SDRAM chip select 3.
									I/O	**GPIO7[14] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
PE_15	E13	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**CTOUT_0 —** SCT output 0. Match output 0 of timer 0.
									I/O	**I2C1_SCL —** I^2C1 clock input/output (this pin does not use a specialized I^2C pad).
									O	**EMC_CKEOUT3 —** SDRAM clock enable 3.
									I/O	**GPIO7[15] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PF_0	D12	-	-	159	-	-	[3]	O; PU	I/O	**SSP0_SCK —** Serial clock for SSP0.
									I	**GP_CLKIN —** General purpose clock input to the CGU.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**I2S1_TX_MCLK —** I2S1 transmit master clock.
PF_1	E11	-	-	-	-	-	[3]	I; PU	-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SSP0_SSEL —** Slave Select for SSP0.
									-	**R —** Function reserved.
									I/O	**GPIO7[16] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SGPIO0 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
PF_2	D11	-	-	168	-	-	[3]	I; PU	-	**R —** Function reserved.
									O	**U3_TXD —** Transmitter output for USART3.
									I/O	**SSP0_MISO —** Master In Slave Out for SSP0.
									-	**R —** Function reserved.
									I/O	**GPIO7[17] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SGPIO1 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
PF_3	E10	-	-	170	-	-	[3]	I; PU	-	**R —** Function reserved.
									I	**U3_RXD —** Receiver input for USART3.
									I/O	**SSP0_MOSI —** Master Out Slave in for SSP0.
									-	**R —** Function reserved.
									I/O	**GPIO7[18] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SGPIO2 —** General purpose digital input/output pin.
									-	**R —** Function reserved.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PF_4	D10	x	H4	172	120	83	[3]	O; PU	I/O	**SSP1_SCK —** Serial clock for SSP1.
									I	**GP_CLKIN —** General purpose clock input to the CGU.
									O	**TRACECLK —** Trace clock.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**I2S0_TX_MCLK —** I2S transmit master clock.
									I/O	**I2S0_RX_SCK —** I2S receive clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *I^2S-bus specification*.
PF_5	E9	-	-	190	-	-	[6]	I; PU	-	**R —** Function reserved.
									I/O	**U3_UCLK —** Serial clock input/output for USART3 in synchronous mode.
									I/O	**SSP1_SSEL —** Slave Select for SSP1.
									O	**TRACEDATA[0] —** Trace data, bit 0.
									I/O	**GPIO7[19] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SGPIO4 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**ADC1_4 —** ADC1, input channel 4.
PF_6	E7	-	-	192	-	-	[6]	I; PU	-	**R —** Function reserved.
									I/O	**U3_DIR —** RS-485/EIA-485 output enable/direction control for USART3.
									I/O	**SSP1_MISO —** Master In Slave Out for SSP1.
									O	**TRACEDATA[1] —** Trace data, bit 1.
									I/O	**GPIO7[20] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SGPIO5 —** General purpose digital input/output pin.
									I/O	**I2S1_TX_SDA —** I2S1 transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
									I	**ADC1_3 —** ADC1, input channel 3.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PF_7	B7	-	-	193	-	-	[6]	I; PU	-	**R —** Function reserved.
									I/O	**U3_BAUD —** Baud pin for USART3.
									I/O	**SSP1_MOSI —** Master Out Slave in for SSP1.
									O	**TRACEDATA[2] —** Trace data, bit 2.
									I/O	**GPIO7[21] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SGPIO6 —** General purpose digital input/output pin.
									I/O	**I2S1_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I²S-bus specification*.
									I/O	**ADC1_7 —** ADC1, input channel 7 or band gap output.
PF_8	E6	-	-	-	-	-	[6]	I; PU	-	**R —** Function reserved.
									I/O	**U0_UCLK —** Serial clock input/output for USART0 in synchronous mode.
									I	**CTIN_2 —** SCT input 2. Capture input 2 of timer 0.
									O	**TRACEDATA[3] —** Trace data, bit 3.
									I/O	**GPIO7[22] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SGPIO7 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**ADC0_2 —** ADC0, input channel 2.
PF_9	D6	-	-	203	-	-	[6]	I; PU	-	**R —** Function reserved.
									I/O	**U0_DIR —** RS-485/EIA-485 output enable/direction control for USART0.
									O	**CTOUT_1 —** SCT output 1. Match output 1 of timer 0.
									-	**R —** Function reserved.
									I/O	**GPIO7[23] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I/O	**SGPIO3 —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**ADC1_2 —** ADC1, input channel 2.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
PF_10	A3	-	-	205	-	98	[6]	I; PU	-	**R —** Function reserved.
									O	**U0_TXD —** Transmitter output for USART0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**GPIO7[24] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									I	**SD_WP —** SD/MMC card write protect input.
									-	**R —** Function reserved.
									I	**ADC0_5 —** ADC0, input channel 5.
PF_11	A2	-	-	207	-	100	[6]	I; PU	-	**R —** Function reserved.
									I	**U0_RXD —** Receiver input for USART0.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**GPIO7[25] —** General purpose digital input/output pin.
									-	**R —** Function reserved.
									O	**SD_VOLT2 —** SD/MMC bus voltage select output 2.
									-	**R —** Function reserved.
									I	**ADC1_5 —** ADC1, input channel 5.
Clock pins										
CLK0	N5	x	K3	62	45	31	[5]	O; PU	O	**EMC_CLK0 —** SDRAM clock 0.
									O	**CLKOUT —** Clock output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SD_CLK —** SD/MMC card clock.
									O	**EMC_CLK01 —** SDRAM clock 0 and clock 1 combined.
									I/O	**SSP1_SCK —** Serial clock for SSP1.
									I	**ENET_TX_CLK (ENET_REF_CLK) —** Ethernet Transmit Clock (MII interface) or Ethernet Reference Clock (RMII interface).

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
CLK1	T10	x	-	-	-	-	[5]	O; PU	O	**EMC_CLK1 —** SDRAM clock 1.
									O	**CLKOUT —** Clock output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**CGU_OUT0 —** CGU spare clock output 0.
									-	**R —** Function reserved.
									O	**I2S1_TX_MCLK —** I2S1 transmit master clock.
CLK2	D14	x	K6	141	99	68	[5]	O; PU	O	**EMC_CLK3 —** SDRAM clock 3.
									O	**CLKOUT —** Clock output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									I/O	**SD_CLK —** SD/MMC card clock.
									O	**EMC_CLK23 —** SDRAM clock 2 and clock 3 combined.
									O	**I2S0_TX_MCLK —** I2S transmit master clock.
									I/O	**I2S1_RX_SCK —** Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S-bus specification.
CLK3	P12	x	-	-	-	-	[5]	O; PU	O	**EMC_CLK2 —** SDRAM clock 2.
									O	**CLKOUT —** Clock output pin.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									-	**R —** Function reserved.
									O	**CGU_OUT1 —** CGU spare clock output 1.
									-	**R —** Function reserved.
									I/O	**I2S1_RX_SCK —** Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S-bus specification.
Debug pins										
DBGEN	L4	x	A6	41	28	18	[3]	I	I	JTAG interface control signal. Also used for boundary scan.
TCK/SWDCLK	J5	x	H2	38	27	17	[3]	I; F	I	Test Clock for JTAG interface (default) or Serial Wire (SW) clock.
$\overline{\text{TRST}}$	M4	x	B4	42	29	19	[3]	I; PU	I	Test Reset for JTAG interface.
TMS/SWDIO	K6	x	C4	44	30	20	[3]	I; PU	I	Test Mode Select for JTAG interface (default) or SW debug data input/output.
TDO/SWO	K5	x	H3	46	31	21	[3]	O	O	Test Data Out for JTAG interface (default) or SW trace output.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state [2]	Type	Description
TDI	J4	x	G3	35	26	16	[3]	I; PU	I	Test Data In for JTAG interface.
USB0 pins										
USB0_DP	F2	x	E1	26	18	9	[7]	-	I/O	USB0 bidirectional D+ line.
USB0_DM	G2	x	E2	28	20	11	[7]	-	I/O	USB0 bidirectional D− line.
USB0_VBUS	F1	x	E3	29	21	12	[7] [8]	-	I/O	VBUS pin (power on USB cable). This pin includes an internal pull-down resistor of 64 kΩ (typical) ± 16 kΩ.
USB0_ID	H2	x	F1	30	22	13	[9]	-	I	Indicates to the transceiver whether connected as an A-device (USB0_ID LOW) or B-device (USB0_ID HIGH). For OTG this pin has an internal pull-up resistor.
USB0_RREF	H1	x	F3	32	24	15	[9]	-		12.0 kΩ (accuracy 1 %) on-board resistor to ground for current reference.
USB1 pins										
USB1_DP	F12	x	E9	129	89	59	[10]	-	I/O	USB1 bidirectional D+ line.
USB1_DM	G12	x	E10	130	90	60	[10]	-	I/O	USB1 bidirectional D− line.
I^2C-bus pins										
I2C0_SCL	L15	x	D6	132	92	62	[11]	I; F	I/O	I^2C clock input/output. Open-drain output (for I^2C-bus compliance).
I2C0_SDA	L16	x	E6	133	93	63	[11]	I; F	I/O	I^2C data input/output. Open-drain output (for I^2C-bus compliance).
Reset and wake-up pins										
$\overline{\text{RESET}}$	D9	x	B6	185	128	91	[12]	I; IA	I	External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
WAKEUP0	A9	x	A4	187	130	93	[12]	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low power modes.
WAKEUP1	A10	x	-	-	-	-	[12]	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low power modes.
WAKEUP2	C9	x	-	-	-	-	[12]	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low power modes.
WAKEUP3	D8	x	-	-	-	-	[12]	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low power modes.
ADC pins										
ADC0_0/ ADC1_0/DAC	E3	x	A2	8	6	4	[9]	I; IA	I	ADC input channel 0. Shared between 10-bit ADC0/1 and DAC.
ADC0_1/ ADC1_1	C3	x	A1	4	2	1	[9]	I; IA	I	ADC input channel 1. Shared between 10-bit ADC0/1.
ADC0_2/ ADC1_2	A4	x	B3	206	143	99	[9]	I; IA	I	ADC input channel 2. Shared between 10-bit ADC0/1.
ADC0_3/ ADC1_3	B5	x	A3	200	139	96	[9]	I; IA	I	ADC input channel 3. Shared between 10-bit ADC0/1.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *…continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state[2]	Type	Description
ADC0_4/ ADC1_4	C6	x	-	199	138	-	[9]	I; IA	I	ADC input channel 4. Shared between 10-bit ADC0/1.
ADC0_5/ ADC1_5	B3	x	-	208	144	-	[9]	I; IA	I	ADC input channel 5. Shared between 10-bit ADC0/1.
ADC0_6/ ADC1_6	A5	x	-	204	142	-	[9]	I; IA	I	ADC input channel 6. Shared between 10-bit ADC0/1.
ADC0_7/ ADC1_7	C5	x	-	197	136	-	[9]	I; IA	I	ADC input channel 7. Shared between 10-bit ADC0/1.
RTC										
RTC_ALARM	A11	x	C3	186	129	92	[12]	-	O	RTC controlled output.
RTCX1	A8	x	A5	182	125	88	[9]	-	I	Input to the RTC 32 kHz ultra-low power oscillator circuit.
RTCX2	B8	x	B5	183	126	89	[9]	-	O	Output from the RTC 32 kHz ultra-low power oscillator circuit.
Crystal oscillator pins										
XTAL1	D1	x	B1	18	12	5	[9]	-	I	Input to the oscillator circuit and internal clock generator circuits.
XTAL2	E1	x	C1	19	13	6	[9]	-	O	Output from the oscillator amplifier.
Power and ground pins										
USB0_VDDA 3V3_DRIVER	F3	x	D1	24	16	7		-	-	Separate analog 3.3 V power supply for driver.
USB0 _VDDA3V3	G3	x	D2	25	17	8		-	-	USB 3.3 V separate power supply voltage.
USB0_VSSA _TERM	H3	x	D3	27	19	10		-	-	Dedicated analog ground for clean reference for termination resistors.
USB0_VSSA _REF	G1	x	F2	31	23	14		-	-	Dedicated clean analog ground for generation of reference currents and voltages.
VDDA	B4	x	B2	198	137	95		-	-	Analog power supply and ADC reference voltage.
VBAT	B10	x	C5	184	127	90		-	-	RTC power supply: 3.3 V on this pin supplies power to the RTC.
VDDREG	F10, F9, L8, L7	x	E4, E5, F4	135, 188, 195, 82, 33	94, 131, 59, 25	-			-	Main regulator power supply. Tie the VDDREG and VDDIO pins to a common power supply to ensure the same ramp-up time for both supply voltages.
VPP	E8	-	-	-	-	-	[13]	-	-	OTP programming voltage.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 3. Pin description *...continued*

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol	LBGA256	TFBGA180[1]	TFBGA100	LQFP208[1]	LQFP144	LQFP100[1]		Reset state [2]	Type	Description
VDDIO	D7, E12, F7, F8, G10, H10, J6, J7, K7, L9, L10, N7, N13	x	F10, K5	6, 52, 57, 102, 110, 155, 160, 202	5, 36, 41, 71, 77, 107, 111, 141	-	[13]	-	-	I/O power supply. Tie the VDDREG and VDDIO pins to a common power supply to ensure the same ramp-up time for both supply voltages.
VDD	-	-	-	-	-	3, 24, 27, 49, 52, 74, 77, 97				Power supply for main regulator, I/O, and OTP.
VSS	G9, H7, J10, J11, K8	x	-	-	-	2, 26, 51, 76	[14] [15]	-	-	Ground.
VSSIO	C4, D13, G6, G7, G8, H8, H9, J8, J9, K9, K10, M13, P7, P13	x	C8, D4, D5, G8, J3, J6	5, 56, 109, 157	4, 40, 76, 109	-	[14] [15]	-	-	Ground.
VSSA	B2	x	C2	196	135	94		-	-	Analog ground.
Not connected										
-	B9	-	-	-	-	-		-	-	n.c.

[1] x = available; - = not pinned out.

[2] I = input, O = output, IA = inactive; PU = pull-up enabled (weak pull-up resistor pulls up pin to $V_{DD(IO)}$); F = floating; Reset state reflects the pin state at reset without boot code operation.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

[3] 5 V tolerant pad with 15 ns glitch filter (5 V tolerant if $V_{DD(IO)}$ present; if $V_{DD(IO)}$ not present, do not exceed 3.3 V); provides digital I/O functions with TTL levels and hysteresis; normal drive strength.

[4] 5 V tolerant pad with 15 ns glitch filter(5 V tolerant if $V_{DD(IO)}$ present; if $V_{DD(IO)}$ not present, do not exceed 3.3 V); provides digital I/O functions with TTL levels, and hysteresis; high drive strength.

[5] 5 V tolerant pad with 15 ns glitch filter(5 V tolerant if $V_{DD(IO)}$ present; if $V_{DD(IO)}$ not present, do not exceed 3.3 V); provides high-speed digital I/O functions with TTL levels and hysteresis.

[6] 5 V tolerant pad providing digital I/O functions (with TTL levels and hysteresis) and analog input or output (5 V tolerant if $V_{DD(IO)}$ present; if $V_{DD(IO)}$ not present, do not exceed 3.3 V). When configured as a ADC input or DAC output, the pin is not 5 V tolerant and the digital section of the pad must be disabled by setting the pin to an input function and disabling the pull-up resistor through the pin's SFSP register.

[7] 5 V tolerant transparent analog pad.

[8] For maximum load C_L = 6.5 μF and maximum resistance R_{pd} = 80 kΩ, the VBUS signal takes about 2 s to fall from VBUS = 5 V to VBUS = 0.2 V when it is no longer driven.

[9] Transparent analog pad. Not 5 V tolerant.

[10] Pad provides USB functions 5 V tolerant if $V_{DD(IO)}$ present; if $V_{DD(IO)}$ not present, do not exceed 3.3 V. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only). This pad is not 5 V tolerant.

[11] Open-drain 5 V tolerant digital I/O pad, compatible with I^2C-bus Fast Mode Plus specification. This pad requires an external pull-up to provide output functionality. When power is switched off, this pin connected to the I^2C-bus is floating and does not disturb the I^2C lines.

[12] 5 V tolerant pad with 20 ns glitch filter; provides digital I/O functions with open-drain output with weak pull-up resistor and hysteresis.

[13] On the TFBGA100 and LQFP208 packages, VPP is internally connected to VDDIO.

[14] On the LQFP144 package, VSSIO and VSS are connected to a common ground plane.

[15] On the TFBGA100 and LQFP100/208 packages, VSS is internally connected to VSSIO.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

7. Functional description

7.1 Architectural overview

The ARM Cortex-M4 includes three AHB-Lite buses: the system bus, the I-CODE bus, and the D-code bus. The I-CODE and D-code core buses allow for concurrent code and data accesses from different slave ports.

The LPC4350/30/20/10 use a multi-layer AHB matrix to connect the ARM Cortex-M4 buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slaves ports of the matrix to be accessed simultaneously by different bus masters.

An ARM Cortex-M0 co-processor is included in the LPC4350/30/20/10, capable of off-loading the main ARM Cortex-M4 application processor. Most peripheral interrupts are connected to both processors. The processors communicate with each other via an interprocessor communication protocol.

7.2 ARM Cortex-M4 processor

The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals, and includes an internal prefetch unit that supports speculative branching. The ARM Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A hardware floating-point processor is integrated in the core. The processor includes a NVIC with up to 53 interrupts.

7.3 ARM Cortex-M0 co-processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M0 co-processor uses a 3-stage pipeline von Neumann architecture and a small but powerful instruction set providing high-end processing hardware. The co-processor incorporates a NVIC with 32 interrupts.

7.4 Interprocessor communication

The ARM Cortex-M4 and ARM Cortex-M0 interprocessor communication is based on using shared SRAM as mailbox and one processor raising an interrupt on the other processor's NVIC, for example after it has delivered a new message in the mailbox. The receiving processor can reply by raising an interrupt on the sending processor's NVIC to acknowledge the message.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

7.5 AHB multilayer matrix




Fig 8. AHB multilayer matrix master and slave connections

7.6 Nested Vectored Interrupt Controller (NVIC)

The NVIC is an integral part of the Cortex-M4. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

The ARM Cortex-M0 co-processor has its own NVIC with 32 vectored interrupts. Most peripheral interrupts are shared between the Cortex-M0 and Cortex-M4 NVICs.

7.6.1 Features

- Controls system exceptions and peripheral interrupts.
- In the LPC4350/30/20/10, the Cortex-M4 NVIC supports up to 53 vectored interrupts.
- 8 programmable interrupt priority levels with hardware priority level masking.
- Relocatable vector table.
- Non-Maskable Interrupt (NMI).

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Software interrupt generation.

7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

7.7 Event router

The event router combines various internal signals, interrupts, and the external interrupt pins (WAKEUP[3:0]) to create an interrupt in the NVIC if enabled and to create a wake-up signal to the ARM core and the CCU for waking up from Sleep, Deep-sleep, Power-down, and Deep power-down modes. Individual events can be configured as edge or level sensitive and can be enabled or disabled in the event router. The event router can be battery powered.

The following events if enabled in the event router can create a wake-up signal and/or an interrupt:

- External pins WAKEUP0/1/2/3 and $\overline{\text{RESET}}$
- Alarm timer, RTC, WWDT, BOD interrupts
- C_CAN and QEI interrupts
- Ethernet, USB0, USB1 signals
- Selected outputs of combined timers (SCT and timer0/1/3)

7.8 Global Input Multiplexer Array (GIMA)

The GIMA allows to route signals to event-driven peripheral targets like the SCT, timers, event router, or the ADCs.

7.8.1 Features

- Single selection of a source.
- Signal inversion.
- Can capture a pulse if the input event source is faster than the target clock.
- Synchronization of input event and target clock.
- Single-cycle pulse generation for target.

7.9 System Tick timer (SysTick)

The ARM Cortex-M4 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a 10 ms interval.

7.10 On-chip static RAM

The LPC4350/30/20/10 support up to 200 kB local SRAM and an additional 64 kB AHB SRAM with separate bus master access for higher throughput and individual power control for low power operation.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

7.11 In-System Programming (ISP)

In-System programming (ISP) is programming or reprogramming the on-chip SRAM memory, using the boot loader software and the USART0 serial port. This can be done when the part resides in the end-user board. ISP allows to load data into on-chip SRAM and execute code from on-chip SRAM.

7.12 Boot ROM

The internal ROM memory is used to store the boot code of the LPC4350/30/20/10. After a reset, the ARM processor will start its code execution from this memory.

The boot ROM memory includes the following features:

- ROM memory size is 64 kB.
- Supports booting from UART interfaces and external static memory such as NOR flash, and SPI flash.
- Includes API for OTP programming.
- Includes a flexible USB device stack that supports Human Interface Device (HID), Mass Storage Class (MSC), and Device Firmware Upgrade (DFU) drivers.

AES capable parts also support:

- CMAC authentication on the boot image.
- Secure booting from an encrypted image. In development mode booting from a plain text image is possible. Development mode is terminated by programming the AES key.
- API for AES programming.

Several boot modes are available depending on the values of the OTP bits BOOT_SRC. If the OTP memory is not programmed or the BOOT_SRC bits are all zero, the boot mode is determined by the states of the boot pins P2_9, P2_8, P1_2, and P1_1.

Table 4. Boot mode when OTP BOOT_SRC bits are programmed

Boot mode	BOOT_SRC bit 3	BOOT_SRC bit 2	BOOT_SRC bit 1	BOOT_SRC bit 0	Description
Pin state	0	0	0	0	Boot source is defined by the reset state of P1_1, P1_2, P2_8 pins, and P2_9. See Table 5.
USART0	0	0	0	1	Boot from device connected to USART0 using pins P2_0 and P2_1.
SPIFI	0	0	1	0	Boot from Quad SPI flash connected to the SPIFI interface using pins P3_3 to P3_8.
EMC 8-bit	0	0	1	1	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	0	1	0	0	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	0	1	0	1	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	0	1	1	0	Boot from USB0.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 4. Boot mode when OTP BOOT_SRC bits are programmed *...continued*

Boot mode	BOOT_SRC bit 3	BOOT_SRC bit 2	BOOT_SRC bit 1	BOOT_SRC bit 0	Description
USB1	0	1	1	1	Boot from USB1.
SPI (SSP)	1	0	0	0	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL)[1].
USART3	1	0	0	1	Boot from device connected to USART3 using pins P2_3 and P2_4.

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.

Table 5. Boot mode when OPT BOOT_SRC bits are zero

Boot mode	Pins				Description
	P2_9	P2_8	P1_2	P1_1	
USART0	LOW	LOW	LOW	LOW	Boot from device connected to USART0 using pins P2_0 and P2_1.
SPIFI	LOW	LOW	LOW	HIGH	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8[1].
EMC 8-bit	LOW	LOW	HIGH	LOW	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	LOW	LOW	HIGH	HIGH	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	LOW	HIGH	LOW	LOW	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	LOW	HIGH	LOW	HIGH	Boot from USB0
USB1	LOW	HIGH	HIGH	LOW	Boot from USB1.
SPI (SSP)	LOW	HIGH	HIGH	HIGH	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL)[1].
USART3	HIGH	LOW	LOW	LOW	Boot from device connected to USART3 using pins P2_3 and P2_4.

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 of SPIFI.

7.13 Memory mapping

The memory map shown in Figure 9 and Figure 10 is global to both the Cortex-M4 and the Cortex-M0 processors and all SRAM is shared between both processors. Each processor uses its own ARM private bus memory map for the NVIC and other system functions.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 9. LPC4350/30/20/10 Memory mapping (overview)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 10. LPC4350/30/20/10 Memory mapping (peripherals)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

7.14 Security features

7.14.1 AES decryption engine

The hardware AES engine can decode data using the AES algorithm.

7.14.1.1 Features

- Decoding of external flash data.
- Secure storage of decryption keys.
- Support for CMAC hash calculation to authenticate encrypted data.
- Data is processed in little endian mode. This means that the first byte read from flash is integrated into the AES codeword as least significant byte. The 16th byte read from flash is the most significant byte of the first AES codeword.
- AES engine performance of 1 byte/clock cycle.
- Programmable through an on-chip API.
- DMA transfers supported through the GPDMA.

7.14.2 One-Time Programmable (OTP) memory

The OTP provides 128 bit of memory for general purpose use and two 128-bit non-volatile memories to store AES keys or other custom data.

7.15 General Purpose I/O (GPIO)

The LPC4350/30/20/10 provide 8 GPIO ports with up to 31 GPIO pins each.

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

All GPIO pins default to inputs with pull-up resistors enabled on reset.

7.15.1 Features

- Accelerated GPIO functions:
  - GPIO registers are located on the AHB so that the fastest possible I/O timing can be achieved.
  - Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
  - All GPIO registers are byte and half-word addressable.
  - Entire port value can be written in one instruction.
- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- All I/O default to inputs after reset.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request (GPIO interrupts).

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Two GPIO group interrupts can be triggered by any pin or pins in each port (GPIO group0 and group1 interrupts).

7.16 Configurable digital peripherals

7.16.1 State Configurable Timer (SCT) subsystem

The SCT allows a wide variety of timing, counting, output modulation, and input capture operations. The inputs and outputs of the SCT are shared with the capture and match inputs/outputs of the 32-bit general purpose counter/timers.

The SCT can be configured as two 16-bit counters or a unified 32-bit counter. In the two-counter case, in addition to the counter value the following operational elements are independent for each half:

- State variable
- Limit, halt, stop, and start conditions
- Values of Match/Capture registers, plus reload or capture control values

In the two-counter case, the following operational elements are global to the SCT, but the last three can use match conditions from either counter:

- Clock selection
- Inputs
- Events
- Outputs
- Interrupts

7.16.1.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counter(s) clocked by bus clock or selected input.
- Up counter(s) or up-down counter(s).
- State variable allows sequencing across multiple counter cycles.
- Event combines input or output condition and/or counter match in a specified state.
- Events control outputs and interrupts.
- Selected event(s) can limit, halt, start, or stop a counter.
- Supports:
  - 8 inputs (one input connected internally)
  - 16 outputs
  - 16 match/capture registers
  - 16 events
  - 32 states

7.16.2 Serial GPIO (SGPIO)

The Serial GPIOs offer standard GPIO functionality enhanced with features to accelerate serial stream processing.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

7.16.2.1 Features

- Each SGPIO input/output slice can be used to perform a serial to parallel or parallel to serial data conversion.
- 16 SGPIO input/output slices each with a 32-bit FIFO that can shift the input value from a pin or an output value to a pin with every cycle of a shift clock.
- Each slice is double-buffered.
- Interrupt is generated on a full FIFO, shift clock, or pattern match.
- Slices can be concatenated to increase buffer size.
- Each slice has a 32-bit pattern match filter.

7.17 AHB peripherals

7.17.1 General Purpose DMA (GPDMA)

The DMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral for master 1, but only memory for master 0.

7.17.1.1 Features

- Eight DMA channels. Each channel can support an unidirectional transfer.
- 16 DMA request lines.
- Single DMA and burst DMA request signals. Each peripheral connected to the DMA Controller can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the DMA Controller.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers are supported.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority.
- AHB slave DMA programming interface. The DMA Controller is programmed by writing to the DMA control registers over the AHB slave interface.
- Two AHB bus masters for transferring data. These interfaces transfer data when a DMA request goes active. Master 1 can access memories and peripherals, master 0 can access memories only.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data.
- Internal four-word FIFO per channel.
- Supports 8, 16, and 32-bit wide transactions.
- Big-endian and little-endian support. The DMA Controller defaults to little-endian mode on reset.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

7.17.2 SPI Flash Interface (SPIFI)

The SPI Flash Interface allows low-cost serial flash memories to be connected to the ARM Cortex-M4 processor with little performance penalty compared to parallel flash devices with higher pin count.

After a few commands configure the interface at startup, the entire flash content is accessible as normal memory using byte, halfword, and word accesses by the processor and/or DMA channels. Erasure and programming are handled by simple sequences of commands.

Many serial flash devices use a half-duplex command-driven SPI protocol for device setup and initialization and then move to a half-duplex, command-driven 4-bit protocol for normal operation. Different serial flash vendors and devices accept or require different commands and command formats. SPIFI provides sufficient flexibility to be compatible with common flash devices and includes extensions to help insure compatibility with future devices.

7.17.2.1 Features

- Interfaces to serial flash memory in the main memory map.
- Supports classic and 4-bit bidirectional serial protocols.
- Half-duplex protocol compatible with various vendors and devices.
- Data rates of up to 40 MB per second.
- Supports DMA access.

7.17.3 SD/MMC card interface

The SD/MMC card interface supports the following modes to control:

- Secure Digital memory (SD version 3.0)
- Secure Digital I/O (SDIO version 2.0)
- Consumer Electronics Advanced Transport Architecture (CE-ATA version 1.1)
- MultiMedia Cards (MMC version 4.4)

7.17.4 External Memory Controller (EMC)

The LPC4350/30/20/10 EMC is a Memory Controller peripheral offering support for asynchronous static memory devices such as RAM, ROM, and flash. In addition, it can be used as an interface with off-chip memory-mapped devices and peripherals.

7.17.4.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and flash, with or without asynchronous page mode.
- Low transaction latency.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Read and write buffers to reduce latency and to improve performance.
- 8/16/32 data and 24 address lines wide static memory support.
- 16 bit and 32 bit wide chip select SDRAM memory support.
- Static memory features include:
  - Asynchronous page mode read
  - Programmable Wait States
  - Bus turnaround delay
  - Output enable and write enable delays
  - Extended wait
- Four chip selects for synchronous memory and four chip selects for static memory devices.
- Power-saving modes dynamically control EMC_CKEOUT and EMC_CLK signals to SDRAMs.
- Dynamic memory self-refresh mode controlled by software.
- Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row address synchronous memory parts. That is typical 512 MB, 256 MB, and 128 MB parts, with 4, 8, 16, or 32 data bits per device.
- Separate reset domains allow the for auto-refresh through a chip reset if desired.

Note: Synchronous static memory devices (synchronous burst mode) are not supported.

7.17.5 High-speed USB Host/Device/OTG interface (USB0)

Remark: The USB0 controller is available on parts LPC4350/30/20. See Table 2.

The USB OTG module allows the LPC4350/30/20/10 to connect directly to a USB Host such as a PC (in device mode) or to a USB Device in host mode.

7.17.5.1 Features

- Contains UTMI+ compliant transceiver (PHY).
- Complies with *Universal Serial Bus specification 2.0*.
- Complies with *USB On-The-Go supplement*.
- Complies with *Enhanced Host Controller Interface Specification*.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals.
- Supports all full-speed USB-compliant peripherals.
- Supports software Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for OTG peripherals.
- Supports interrupts.
- This module has its own, integrated DMA engine.
- USB interface electrical test software included in ROM USB stack.

7.17.6 High-speed USB Host/Device interface with ULPI (USB1)

Remark: The USB1 controller is available on parts LPC4350/30. See Table 2.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

The USB1 interface can operate as a full-speed USB Host/Device interface or can connect to an external ULPI PHY for High-speed operation.

7.17.6.1 Features

- Complies with *Universal Serial Bus specification 2.0*.
- Complies with *Enhanced Host Controller Interface Specification*.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals if connected to external ULPI PHY.
- Supports all full-speed USB-compliant peripherals.
- Supports interrupts.
- This module has its own, integrated DMA engine.
- USB interface electrical test software included in ROM USB stack.

7.17.7 LCD controller

Remark: The LCD controller is available on the LPC4350 parts. See Table 2.

The LCD controller provides all of the necessary control signals to interface directly to a variety of color and monochrome LCD panels. Both STN (single and dual panel) and TFT panels can be operated. The display resolution is selectable and can be up to 1024 × 768 pixels. Several color modes are provided, up to a 24-bit true-color non-palettized mode. An on-chip 512-byte color palette allows reducing bus utilization (i.e. memory size of the displayed data) while still supporting a large number of colors.

The LCD interface includes its own DMA controller to allow it to operate independently of the CPU and other system functions. A built-in FIFO acts as a buffer for display data, providing flexibility for system timing. Hardware cursor support can further reduce the amount of CPU time needed to operate the display.

7.17.7.1 Features

- AHB master interface to access frame buffer.
- Setup and control via a separate AHB slave interface.
- Dual 16-deep programmable 64-bit wide FIFOs for buffering incoming display data.
- Supports single and dual-panel monochrome Super Twisted Nematic (STN) displays with 4-bit or 8-bit interfaces.
- Supports single and dual-panel color STN displays.
- Supports Thin Film Transistor (TFT) color displays.
- Programmable display resolution including, but not limited to: 320 × 200, 320 × 240, 640 × 200, 640 × 240, 640 × 480, 800 × 600, and 1024 × 768.
- Hardware cursor support for single-panel displays.
- 15 gray-level monochrome, 3375 color STN, and 32 K color palettized TFT support.
- 1, 2, or 4 bits-per-pixel (bpp) palettized displays for monochrome STN.
- 1, 2, 4, or 8 bpp palettized color displays for color STN and TFT.
- 16 bpp true-color non-palettized for color STN and TFT.
- 24 bpp true-color non-palettized for color TFT.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Programmable timing for different display panels.
- 256 entry, 16-bit palette RAM, arranged as a 128 × 32-bit RAM.
- Frame, line, and pixel clock signals.
- AC bias signal for STN, data enable signal for TFT panels.
- Supports little and big-endian, and Windows CE data formats.
- LCD panel clock may be generated from the peripheral clock, or from a clock input pin.

7.17.8 Ethernet

Remark: The Ethernet peripheral is available on parts LPC4350/30. See Table 2.

7.17.8.1 Features

- 10/100 Mbit/s
- TCP/IP hardware checksum
- IP checksum
- DMA support
- Power management remote wake-up frame and magic packet detection
- Supports both full-duplex and half-duplex operation
  - Supports CSMA/CD Protocol for half-duplex operation.
  - Supports IEEE 802.3x flow control for full-duplex operation.
  - Optional forwarding of received pause control frames to the user application in full-duplex operation.
  - Back-pressure support for half-duplex operation.
  - Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.
- Supports IEEE1588 time stamping and IEEE 1588 advanced time stamping (IEEE 1588-2008 v2).

7.18 Digital serial peripherals

7.18.1 UART1

The LPC4350/30/20/10 contain one UART with standard transmit and receive data lines, UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.18.1.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control.
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

7.18.2 USART0/2/3

The LPC4350/30/20/10 contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.18.2.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit/EIA-485 mode.
- USART3 includes an IrDA mode to support infrared communication.
- All USARTs have DMA support.
- Support for synchronous mode at a data bit rate of up to 8 Mbit/s.
- Smart card mode conforming to ISO7816 specification

7.18.3 SPI serial I/O controller

The LPC4350/30/20/10 contain one SPI controller. SPI is a full duplex serial interface designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and the slave always sends 8 bits to 16 bits of data to the master.

7.18.3.1 Features

- Maximum SPI data bit rate <tbd>
- Compliant with SPI specification
- Synchronous, serial, full duplex communication
- Combined SPI master and slave
- Maximum data bit rate of one eighth of the input clock rate

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- 8 bits to 16 bits per transfer

7.18.4 SSP serial I/O controller

Remark: The LPC4350/30/20/10 contain two SSP controllers.

The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.18.4.1 Features

- Maximum SSP speed of <tbd> Mbit/s (master) or <tbd> Mbit/s (slave)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame
- DMA transfers supported by GPDMA

7.18.5 I^2C-bus interface

Remark: The LPC4350/30/20/10 each contain two I^2C-bus interfaces.

The I^2C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I^2C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.18.5.1 Features

- I^2C0 is a standard I^2C compliant bus interface with open-drain pins. I^2C0 also supports Fast mode plus with bit rates up to 1 Mbit/s.
- I^2C1 uses standard I/O pins with bit rates of up to 400 kbit/s (Fast I^2C-bus).
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- All I²C-bus controllers support multiple address recognition and a bus monitor mode.

7.18.6 I²S interface

Remark: The LPC4350/30/20/10 each contain two I²S-bus interfaces.

The I²S-bus provides a standard communication interface for digital audio applications.

The *I²S-bus specification* defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic I²S-bus connection has one master, which is always the master, and one slave. The I²S-bus interface provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

7.18.6.1 Features

- Both I²S interfaces have separate input/output channels, each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 192 kHz (16, 22.05, 32, 44.1, 48, 96, 192) kHz.
- Support for an audio master clock.
- Configurable word select period in master mode (separately for I²S-bus input and output).
- Two 8-word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests for each I²S interface, controlled by programmable buffer levels. These are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for I²S-bus input and I²S-bus output.

7.18.7 C_CAN

Remark: The LPC4350/30/20/10 each contain two C_CAN controllers.

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C_CAN controller allows to build powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a very high level of reliability.

7.18.7.1 Features

- Conforms to protocol version 2.0 parts A and B.
- Supports bit rate of up to 1 Mbit/s.
- Supports 32 Message Objects.
- Each Message Object has its own identifier mask.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Provides programmable FIFO mode (concatenation of Message Objects).
- Provides maskable interrupts.
- Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN applications.
- Provides programmable loop-back mode for self-test operation.

7.19 Counter/timers and motor control

7.19.1 General purpose 32-bit timers/external event counters

The LPC4350/30/20/10 include four 32-bit timer/counters. The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.19.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

7.19.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input is also provided that causes the PWM to immediately release all motor drive outputs. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

7.19.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user can track the position, direction of rotation, and

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

7.19.3.1 Features

- Tracks encoder position.
- Increments/decrements depending on direction.
- Programmable for 2× or 4× position counting.
- Velocity capture using built-in timer.
- Velocity compare function with “less than” interrupt.
- Uses 32-bit registers for position and velocity.
- Three position compare registers with interrupts.
- Index counter for revolution counting.
- Index compare register with interrupts.
- Can combine index and position interrupts to produce an interrupt for whole and partial revolution displacement.
- Digital filter with programmable delays for encoder input signals.
- Can accept decoded signal inputs (clk and direction).

7.19.4 Repetitive Interrupt (RI) timer

The repetitive interrupt timer provides a free-running 32-bit counter which is compared to a selectable value, generating an interrupt when a match occurs. Any bits of the timer/compare can be masked such that they do not contribute to the match detection. The repetitive interrupt timer can be used to create an interrupt that repeats at predetermined intervals.

7.19.4.1 Features

- 32-bit counter. Counter can be free-running or be reset by a generated interrupt.
- 32-bit compare value.
- 32-bit compare mask. An interrupt is generated when the counter value equals the compare value, after masking. This allows for combinations not possible with a simple compare.

7.19.5 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

7.19.5.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from ($T_{cy(WDCLK)} \times 256 \times 4$) to ($T_{cy(WDCLK)} \times 2^{24} \times 4$) in multiples of $T_{cy(WDCLK)} \times 4$.

7.20 Analog peripherals

7.20.1 Analog-to-Digital Converter (ADC0/1)

7.20.1.1 Features

- 10-bit successive approximation analog to digital converter.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 to VDDA.
- Sampling frequency up to 400 kSamples/s.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on ADCTRIG0 or ADCTRIG1 pins, combined timer outputs 8 or 15, or the PWM output MCOA2.
- Individual result registers for each A/D channel to reduce interrupt overhead.
- DMA support.

7.20.2 Digital-to-Analog Converter (DAC)

7.20.2.1 Features

- 10-bit resolution
- Monotonic by design (resistor string architecture)
- Controllable conversion speed
- Low power consumption

7.21 Peripherals in the RTC power domain

7.21.1 RTC

The Real Time Clock (RTC) is a set of counters for measuring time when system power is on, and optionally when it is off. It uses very little power when its registers are not being accessed by the CPU, especially reduced power modes. The RTC is clocked by a separate 32 kHz oscillator that produces a 1 Hz internal time reference. The RTC is powered by its own power supply pin, VBAT.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

7.21.1.1 Features

- Measures the passage of time to maintain a calendar and clock. Provides seconds, minutes, hours, day of month, month, year, day of week, and day of year.
- Ultra-low power design to support battery powered systems. Less than <tbd> required for battery operation. Uses power from the CPU power supply when it is present.
- Dedicated battery power supply pin.
- RTC power supply is isolated from the rest of the chip.
- Calibration counter allows adjustment to better than ±1 sec/day with 1 sec resolution.
- Periodic interrupts can be generated from increments of any field of the time registers.
- Alarm interrupt can be generated for a specific date/time.

7.21.2 Alarm timer

The alarm timer is a 16-bit timer and counts down at 1 kHz from a preset value generating alarms in intervals of up to 1 min. The counter triggers a status bit when it reaches 0x00 and asserts an interrupt if enabled.

The alarm timer is part of the RTC power domain and can be battery powered.

7.22 System control

7.22.1 Configuration registers (CREG)

The following settings are controlled in the configuration register block:

- BOD trip settings
- Oscillator output
- DMA-to-peripheral muxing
- Ethernet mode
- Memory mapping
- Timer/USART inputs
- Enabling the USB controllers

In addition, the CREG block contains the part identification and part configuration information.

7.22.2 System Control Unit (SCU)

The system control unit determines the function and electrical mode of the digital pins and allows switching between analog and digital modes of pads that are capable of both modes. By default function 0 is selected for all pins with pull-up enabled.

Analog I/Os like one set of the ADC and the DAC pins as well as most USB functions reside on separate pins and are not controlled through the SCU.

7.22.3 Clock Generation Unit (CGU)

The Clock Generator Unit (CGU) generates several base clocks. The CGU outputs are unrelated in frequency and phase and can have different clock sources within the CGU. One CGU output is routed to the CLKOUT pins.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Within each clock area there may be multiple branch clocks, which offers very flexible control for power-management purposes. All branch clocks are outputs of one of two Clock Control Units (CCUs) and can be controlled independently. Branch clocks derived from the same base clock are synchronous in frequency and phase.

7.22.4 Internal RC oscillator (IRC)

The IRC is used as the clock source for the WWDT and/or as the clock that drives the PLLs and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC4350/30/20/10 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

7.22.5 PLL0USB (for USB0)

PLL0 is a dedicated PLL for the USB0 High-speed controller.

PLL0 accepts an input clock frequency from an external oscillator in the range of 14 kHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The CCO operates in the range of 4.3 MHz to 550 MHz.

7.22.6 PLL0AUDIO (for audio)

The audio PLL PLL0AUDIO is a general purpose PLL with a very small step size. This PLL accepts an input clock frequency derived from an external oscillator or internal IRC. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). A sigma-delta converter modulates the PLL divider ratios to obtain the desired output frequency. The output frequency can be set as a multiple of the sampling frequency f_s to $32 \times f_s$, $64 \times f_s$, $128 \times f_s$, $256 \times f_s$, $384 \times f_s$, $512 \times f_s$ and the sampling frequency f_s can range from 16 kHz to 192 kHz (16, 22.05, 32, 44.1, 48, 96,192) kHz. Many other frequencies are possible as well.

7.22.7 System PLL1

The PLL1 accepts an input clock frequency from an external oscillator in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μs.

7.22.8 Reset Generation Unit (RGU)

The RGU allows generation of independent reset signals for individual blocks and peripherals on the LPC4350/30/20/10.

7.22.9 Power control

The LPC4350/30/20/10 feature several independent power domains to control power to the core and the peripherals (see Figure 11). The RTC and its associated peripherals (the alarm timer, the CREG block, the OTP controller, the back-up registers, and the event

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

router) are located in the RTC power-domain which can be powered by a battery supply or the main regulator. A power selector switch ensures that the RTC block is always powered on.




Fig 11. Power domains

The LPC4350/30/20/10 support four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.

The LPC4350/30/20/10 can wake up from Deep-sleep, Power-down, and Deep power-down modes via the WAKEUP[3:0] pins and interrupts generated by battery powered blocks in the RTC power domain.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

7.23 Serial Wire Debug/JTAG

Debug and trace functions are integrated into the ARM Cortex-M4. Serial wire debug and trace functions are supported in addition to a standard JTAG debug and parallel trace functions. The ARM Cortex-M4 is configured to support up to eight breakpoints and four watch points.

The ARM Cortex-M0 coprocessor supports JTAG boundary scan and serial wire debug.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{DD(REG)(3V3)}$	regulator supply voltage (3.3 V)	on pin VDD_REG		2.2	3.6	V
$V_{DD(IO)}$	input/output supply voltage	on pin VDDIO		2.2	3.6	V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)	on pin VDDA		2.2	3.6	V
V_{BAT}	battery supply voltage	for the RTC		2.2	3.6	V
$V_{prog(pf)}$	polyfuse programming voltage	on pin VPP		2.7	3.6	V
V_I	input voltage	only valid when the $V_{DD(IO)}$ supply voltage is present	[2]	−0.5	5.5	V
		5 V tolerant I/O pins (see Table 3)				
		ADC/DAC pins and digital I/O pins configured for an analog function (see Table 3)		−0.5	$V_{DDA(3V3)}$	V
		USB0 pins (see Table 3)		0	5.2	V
		USB1 pins USB1_DP and USB1_DM (see Table 3)		0	5.2	V
I_{DD}	supply current	per supply pin	[3]	-	100	mA
I_{SS}	ground current	per ground pin	[3]	-	100	mA
I_{latch}	I/O latch-up current	$-(0.5V_{DD(IO)}) < V_I < (1.5V_{DD(IO)})$; $T_j < 125$ °C		-	100	mA
T_{stg}	storage temperature		[4]	−65	+150	°C
$P_{tot(pack)}$	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V_{ESD}	electrostatic discharge voltage	human body model; all pins	[5]	−2000	+2000	V

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] Including voltage on outputs in 3-state mode; at 2.0 V the speed will be reduced.

[3] The peak current is limited to 25 times the corresponding maximum current.

[4] Dependent on package type.

[5] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

9. Thermal characteristics

The average chip junction temperature, T_j (°C), can be calculated using the following equation:

$$T_j = T_{amb} + (P_D \times R_{th(j-a)}) \quad (1)$$

- T_{amb} = ambient temperature (°C),
- $R_{th(j-a)}$ = the package junction-to-ambient thermal resistance (°C/W)
- P_D = sum of internal and I/O power dissipation

The internal power dissipation is the product of I_{DD} and V_{DD}. The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

Table 7. Thermal characteristics

V_{DD} = 2.2 V to 3.6 V; T_{amb} = −40 °C to +85 °C unless otherwise specified;

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{j(max)}$	maximum junction temperature		-	-	<tbd>	°C

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

10. Static characteristics

Table 8. Static characteristics

T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
Supply pins							
$V_{DD(IO)}$	input/output supply voltage			2.2	-	3.6	V
$V_{DD(REG)(3V3)}$	regulator supply voltage (3.3 V)			2.2	-	3.6	V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)	on pin VDDA		2.2	-	3.6	V
V_{BAT}	battery supply voltage			2.2	-	3.6	V
$V_{DD(3V3)}$	supply voltage (3.3 V)	on pin V_{DD}; LQFP100 package only		2.2	-	3.6	V
$I_{DD(REG)(3V3)}$	regulator supply current (3.3 V)	Regulator supply active mode; code `while(1){}` executed from RAM; all peripherals disabled					
		CCLK = 12 MHz; PLL1 disabled	[2][3]	-	6.5	-	mA
		CCLK = 12 MHz; PLL1 enabled	[2][4]	-	7.5	-	mA
		CCLK = 120 MHz	[2][4]	-	25	-	mA
		CCLK = 156 MHz	[2][4]	-	30	-	mA
$I_{DD(REG)(3V3)}$	regulator supply current (3.3 V)	Regulator supply low power mode; after WFE/WFI instruction executed from RAM; all peripherals disabled					
		sleep mode	[2][3]	-	5.5	-	mA
		deep-sleep mode	[2]	-	75	-	µA
		power-down mode	[2]	-	16	-	µA
		deep power-down mode	[2]	-	0.02	-	µA
I_{BAT}	battery supply current	deep-sleep mode	[2][5]	-	15		µA
		power-down mode	[2][5]	-	15	-	µA
		deep power-down mode	[2][5]	-	3	-	µA
$I_{DD(IO)}$	I/O supply current	deep sleep mode		-	1	-	µA
		power-down mode		-	1	-	µA
		deep power-down mode		-	0.03	-	µA
$I_{DD(ADC)}$	ADC supply current	deep sleep mode	[7]	-	0.4	-	µA
		power-down mode	[7]	-	0.4	-	µA
		deep power-down mode	[7]	-	0.007	-	µA

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 8. Static characteristics *...continued*

T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
RESET pin							
V_{IH}	HIGH-level input voltage		[6]	$0.8 \times (V_{ps} - 0.35)$	-	5.5	V
V_{IL}	LOW-level input voltage		[6]	−0.5	-	$0.3 \times (V_{ps} - 0.1)$	V
V_{hys}	hysteresis voltage		[6]	$0.05 \times (V_{ps} - 0.35)$	-	-	V
Standard I/O pins - normal drive strength							
C_I	input capacitance			-	-	2	pF
I_{IL}	LOW-level input current	V_I = 0 V; on-chip pull-up resistor disabled		-	3	-	nA
I_{IH}	HIGH-level input current	$V_I = V_{DD(IO)}$; on-chip pull-down resistor disabled		-	−3	-	nA
I_{OZ}	OFF-state output current	V_O = 0 V to $V_{DD(IO)}$; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
V_I	input voltage	pin configured to provide a digital function; $V_{DD(IO)} \geq 2.2$ V	[8]	0	-	5.5	V
		$V_{DD(IO)}$ = 0 V		0	-	3.6	V
V_O	output voltage	output active		0	-	$V_{DD(IO)}$	V
V_{IH}	HIGH-level input voltage			$0.7 \times V_{DD(IO)}$	-	5.5	V
V_{IL}	LOW-level input voltage			−0.5	-	$0.3 \times V_{DD(IO)}$	V
V_{hys}	hysteresis voltage			$0.1 \times V_{DD(IO)}$	-	-	V
V_{OH}	HIGH-level output voltage	I_{OH} = −6 mA		$V_{DD(IO)} - 0.4$	-	-	V
V_{OL}	LOW-level output voltage	I_{OL} = 6 mA		-	-	0.4	V
I_{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4$ V		−6	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		6	-	-	mA
I_{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[9]	-	-	86.5	mA
I_{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[9]	-	-	76.5	mA
I_{pd}	pull-down current	V_I = 5 V	[11] [12] [13]	-	93	-	µA

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 8. Static characteristics *...continued*

T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
I_{pu}	pull-up current	V_I = 0 V	[11] [12] [13]	-	−62	-	µA
		$V_{DD(IO)} < V_I \leq 5$ V		-	10	-	µA
R_S	series resistance	on I/O pins with analog function; analog function enabled			200		Ω
I/O pins - high drive strength							
C_I	input capacitance			-	-	2	pF
I_{IL}	LOW-level input current	V_I = 0 V; on-chip pull-up resistor disabled		-	3	-	nA
I_{IH}	HIGH-level input current	$V_I = V_{DD(IO)}$; on-chip pull-down resistor disabled		-	−3	-	nA
I_{OZ}	OFF-state output current	V_O = 0 V to $V_{DD(IO)}$; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
V_I	input voltage	pin configured to provide a digital function;	[8]				
		$V_{DD(IO)} \geq 2.2$ V		0	-	5.5	V
		$V_{DD(IO)}$ = 0 V		0	-	3.6	V
V_O	output voltage	output active		0	-	$V_{DD(IO)}$	V
V_{IH}	HIGH-level input voltage			0.7 × $V_{DD(IO)}$	-	5.5	V
V_{IL}	LOW-level input voltage			−0.5	-	0.3 × $V_{DD(IO)}$	V
V_{hys}	hysteresis voltage			0.1 × $V_{DD(IO)}$	-	-	V
I_{pd}	pull-down current	$V_I = V_{DD(IO)}$	[11] [12] [13]	-	62	-	µA
I_{pu}	pull-up current	V_I = 0 V	[11] [12] [13]	-	−62	-	µA
		$V_{DD(IO)} < V_I \leq 5$ V		-	10	-	µA
I/O pins - high drive strength: standard drive mode							
I_{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4$ V		−4	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		4	-	-	mA
I_{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[9] [12]	-	-	32	mA
I_{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[9] [12]	-	-	32	mA
I/O pins - high drive strength: medium drive mode							

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 8. Static characteristics *...continued*

T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
I_{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4$ V		−8	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		8	-	-	mA
I_{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[9] [12]	-	-	65	mA
I_{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[9] [12]	-	-	63	mA
I/O pins - high drive strength: high drive mode							
I_{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4$ V		−14	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		14	-	-	mA
I_{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[9] [12]	-	-	113	mA
I_{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[9] [12]	-	-	110	mA
I/O pins - high drive strength: ultra-high drive mode							
I_{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4$ V		−20	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		20	-	-	mA
I_{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[9] [12]	-	-	165	mA
I_{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[9] [12]	-	-	156	mA
I/O pins - high-speed							
C_I	input capacitance			-	-	2	pF
I_{IL}	LOW-level input current	V_I = 0 V; on-chip pull-up resistor disabled		-	3	-	nA
I_{IH}	HIGH-level input current	$V_I = V_{DD(IO)}$; on-chip pull-down resistor disabled		-	−3	-	nA
I_{OZ}	OFF-state output current	V_O = 0 V to $V_{DD(IO)}$; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
V_I	input voltage	pin configured to provide a digital function;	[8]				
		$V_{DD(IO)} \geq 2.2$ V		0	-	5.5	V
		$V_{DD(IO)}$ = 0 V		0	-	3.6	V
V_O	output voltage	output active		0	-	$V_{DD(IO)}$	V
V_{IH}	HIGH-level input voltage			$0.7 \times V_{DD(IO)}$	-	5.5	V
V_{IL}	LOW-level input voltage			−0.5	-	$0.3 \times V_{DD(IO)}$	V

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 8. Static characteristics *...continued*

T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V_{hys}	hysteresis voltage			0.1 × $V_{DD(IO)}$	-	-	V
V_{OH}	HIGH-level output voltage	I_{OH} = −8 mA		$V_{DD(IO)}$ − 0.4	-	-	V
V_{OL}	LOW-level output voltage	I_{OL} = 8 mA		-	-	0.4	V
I_{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4$ V		−8	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		8	-	-	mA
I_{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[9]	-	-	86	mA
I_{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[9]	-	-	76	mA
I_{pd}	pull-down current	$V_I = V_{DD(IO)}$	[11] [12] [13]	-	62	-	µA
I_{pu}	pull-up current	V_I = 0 V	[11] [12] [13]	-	−62	-	µA
		$V_{DD(IO)} < V_I \leq 5$ V		-	0	-	µA
Open-drain I²C0-bus pins							
V_{IH}	HIGH-level input voltage			0.7 × $V_{DD(IO)}$	-	-	V
V_{IL}	LOW-level input voltage			−0.5	0.14	0.3 × $V_{DD(IO)}$	V
V_{hys}	hysteresis voltage			0.1 × $V_{DD(IO)}$	-	-	V
V_{OL}	LOW-level output voltage	I_{OLS} = 3 mA		-	-	0.4	V
I_{LI}	input leakage current	$V_I = V_{DD(IO)}$	[10]	-	4.5	-	µA
		V_I = 5 V		-	-	10	µA
Oscillator pins							
$V_{i(XTAL1)}$	input voltage on pin XTAL1			−0.5	-	1.2	V
$V_{o(XTAL2)}$	output voltage on pin XTAL2			−0.5	-	1.2	V
C_{io}	input/output capacitance		[14]	-	-	0.8	pF
USB0 pins[15]							
R_{pd}	pull-down resistance	on pin USB0_VBUS		48	64	80	kΩ
V_{IC}	common-mode input voltage	high-speed mode		−50	200	500	mV
		full-speed/low-speed mode		800	-	2500	mV
		chirp mode		−50	-	600	mV

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 8. Static characteristics *...continued*

T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
$V_{i(dif)}$	differential input voltage			100	400	1100	mV
USB1 pins (USB1_DP/USB1_DM)[15]							
I_{OZ}	OFF-state output current	0 V < V_I < 3.3 V	[15]	-	-	±10	µA
V_{BUS}	bus supply voltage			-	-	5.25	V
V_{DI}	differential input sensitivity voltage	|(D+) − (D−)|		0.2	-	-	V
V_{CM}	differential common mode voltage range	includes V_{DI} range		0.8	-	2.5	V
$V_{th(rs)se}$	single-ended receiver switching threshold voltage			0.8	-	2.0	V
V_{OL}	LOW-level output voltage for low-/full-speed	R_L of 1.5 kΩ to 3.6 V		-	-	0.18	V
V_{OH}	HIGH-level output voltage (driven) for low-/full-speed	R_L of 15 kΩ to GND		2.8	-	3.5	V
C_{trans}	transceiver capacitance	pin to GND		-	-	20	pF
Z_{DRV}	driver output impedance for driver which is not high-speed capable	with 33 Ω series resistor; steady state drive	[16]	36	-	44.1	Ω

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] $V_{DD(REG)(3V3)}$ = $V_{DD(IO)}$= $V_{DDA(3V3)}$ = 3.3 V; T_{amb} = 25 °C for all power consumption measurements.

[3] PLL1 disabled. Normal power mode.

[4] PLL1 enabled. Normal power mode.

[5] On pin VBAT; T_{amb} = 25 °C. $V_{DD(REG)(3V3)}$ not present.

[6] V_{ps} corresponds to the output of the power switch (see Figure 11) which is determined by the greater of V_{BAT} and $V_{DD(Reg)(3V3)}$.

[7] $V_{DDA(3V3)}$ = 3.3 V; T_{amb} = 25 °C.

[8] $V_{DD(IO)}$ supply voltage must be present.

[9] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[10] To V_{SS}.

[11] The values specified are simulated and absolute values.

[12] The weak pull-up resistor is connected to the $V_{DD(IO)}$ rail and pulls up the I/O pin to the $V_{DD(IO)}$ level.

[13] The input cell disables the weak pull-up resistor when the applied input voltage exceeds $V_{DD(IO)}$.

[14] The parameter value specified is a simulated value excluding bond capacitance.


[15] For USB operation 3.0 V ≤ $V_{DD((IO)}$ ≤ 3.6 V. Guaranteed by design.

[16] Includes external resistors of 33 Ω ± 1 % on D+ and D−.

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2012. All rights reserved.

10.1 Electrical pin characteristics



Conditions: $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$ V; standard port pins.

Fig 12. Typical HIGH-level output voltage V_{OH} versus HIGH-level output source current I_{OH}




Conditions: $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$ V; standard port pins.

Fig 13. Typical LOW-level output current I_{OL} versus LOW-level output voltage V_{OL}


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.



Conditions: $V_{DD(IO))}$ = 3.3 V. Simulated values. Values at T = 25 °C are typical values. Values at T = -40 °C correspond to minimum values.

Fig 14. Typical pull-up current I_{pu} versus input voltage V_I




Conditions: $V_{DD(IO))}$ = 3.3 V. Simulated values. Values at T = 25 °C are typical values. Values at T = -40 °C correspond to maximum values.

Fig 15. Typical pull-down current I_{pd} versus input voltage V_I

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2012. All rights reserved.

10.2 Power consumption



Conditions: <tbd>.

Fig 16. Typical supply current versus regulator supply voltage $V_{DD(REEG)(3V3)}$ in active mode




Conditions: <tbd>.

Fig 17. Typical supply current versus temperature in active mode


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.



Conditions: <tbd>

Fig 18. Typical supply current versus temperature in Sleep mode



Conditions: <tbd>

Fig 19. Typical supply current versus temperature in Deep-sleep mode

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 20. Typical supply current versus temperature in Power-down mode




Fig 21. Typical supply current versus temperature in Deep power-down mode

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 9. Power consumption for individual peripherals

T_{amb} = 25 °C; $V_{DD(REEG)(3V3)}$ = 3.3 V.

Peripheral	Conditions	Typical I_{DD}[1]
<tbd>	<tbd>	

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

11. Dynamic characteristics

11.1 Wake-up times

Table 10. Dynamic characteristic: Wake-up from Deep-sleep, Power-down, and Deep power-down modes

T_{amb} = −40 °C to +85 °C

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
t_{wake}	wake-up time	from Sleep mode	[2]	3 × $T_{cy(clk)}$	5 × $T_{cy(clk)}$	-	ns
		from Deep-sleep and Power-down mode		12	51	-	µs
		from Deep power-down mode		-	250	-	µs
		after reset		-	250	-	µs

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] $T_{cy(clk)}$ = 1/CCLK with CCLK = CPU clock frequency.

11.2 External clock

Table 11. Dynamic characteristic: external clock

T_{amb} = −40 °C to +85 °C; $V_{DD(IO)}$ over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
f_{osc}	oscillator frequency		1	-	25	MHz
$T_{cy(clk)}$	clock cycle time		40	-	1000	ns
t_{CHCX}	clock HIGH time		$T_{cy(clk)}$ × 0.4	-	$T_{cy(clk)}$ × 0.6	ns
t_{CLCX}	clock LOW time		$T_{cy(clk)}$ × 0.4	-	$T_{cy(clk)}$ × 0.6	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Fig 22. External clock timing (with an amplitude of at least $V_{i(RMS)}$ = 200 mV)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

11.3 Crystal oscillator

Table 12. Dynamic characteristic: oscillator

T_{amb} = −40 °C to +85 °C; $V_{DD(IO)}$, $V_{DD(REG)(3V3)}$ over specified ranges.[1]

Symbol	Parameter	Conditions		Min	Typ[2]	Max	Unit
Low-frequency mode (1 MHz - 20 MHz)[5]							
$t_{jit(per)}$	period jitter time	5 MHz crystal	[3][4]	-	13.2	-	ps
		10 MHz crystal		-	6.6	-	ps
		15 MHz crystal		-	4.8	-	ps
High-frequency mode (20 MHz - 25 MHz)[6]							
$t_{jit(per)}$	period jitter time	20 MHz crystal	[3][4]	-	4.3	-	ps
		25 MHz crystal		-	3.7	-	ps

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3] Indicates RMS period jitter.

[4] PLL-induced jitter is not included.

[5] Select HF = 0 in the XTAL_OSC_CTRL register.

[6] Select HF = 1 in the XTAL_OSC_CTRL register.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.


11.4 IRC and RTC oscillators

Table 13. Dynamic characteristic: IRC and RTC oscillators
T_{amb} = −40 °C to +85 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V.[1]

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	11.88	12	12.12	MHz
$f_{i(RTC)}$	RTC input frequency	-	-	32.768	-	kHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



Conditions: Frequency values are typical values.

Fig 23. Internal RC oscillator frequency versus temperature

11.5 I²C-bus

Table 14. Dynamic characteristic: I²C-bus pins
T_{amb} = −40 °C to +85 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V.[1]

Symbol	Parameter		Conditions	Min	Max	Unit
f_{SCL}	SCL clock frequency		Standard-mode	0	100	kHz
			Fast-mode	0	400	kHz
			Fast-mode Plus	0	1	MHz
t_f	fall time	[3][4][5][6]	of both SDA and SCL signals	-	300	ns
			Standard-mode			
			Fast-mode	20 + 0.1 × C_b	300	ns
			Fast-mode Plus	-	120	ns
t_{LOW}	LOW period of the SCL clock		Standard-mode	4.7	-	µs
			Fast-mode	1.3	-	µs
			Fast-mode Plus	0.5	-	µs

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 14. Dynamic characteristic: I²C-bus pins

T_{amb} = −40 °C to +85 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V.[1]

Symbol	Parameter		Conditions	Min	Max	Unit
t_{HIGH}	HIGH period of the SCL clock		Standard-mode	4.0	-	µs
			Fast-mode	0.6	-	µs
			Fast-mode Plus	0.26	-	µs
$t_{HD;DAT}$	data hold time	[2][3][7]	Standard-mode	0	-	µs
			Fast-mode	0	-	µs
			Fast-mode Plus	0	-	µs
$t_{SU;DAT}$	data set-up time	[8][9]	Standard-mode	250	-	ns
			Fast-mode	100	-	ns
			Fast-mode Plus	50	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V_{IH}(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[4] C_b = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.

[5] The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f.

[6] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.

[7] The maximum $t_{HD;DAT}$ could be 3.45 µs and 0.9 µs for Standard-mode and Fast-mode but must be less than the maximum of $t_{VD;DAT}$ or $t_{VD;ACK}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.

[8] tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.

[9] A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system but the requirement $t_{SU;DAT}$ = 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{r(max)}$ + $t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.




Fig 24. I²C-bus pins clock timing

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

11.6 I²S-bus interface

Table 15. Dynamic characteristics: I²S-bus interface pins

T_{amb} = 25 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V; C_L = 20 pF. Conditions and data refer to I2S0 and I2S1 pins. Simulated values.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
common to input and output							
t_r	rise time			-	4	-	ns
t_f	fall time			-	4	-	ns
t_{WH}	pulse width HIGH	on pins I2Sx_TX_SCK and I2Sx_RX_SCK		<tbd>	-	-	-
t_{WL}	pulse width LOW	on pins I2Sx_TX_SCK and I2Sx_RX_SCK		-	-	<tbd>	ns
output							
$t_{v(Q)}$	data output valid time	on pin I2Sx_TX_SDA	[1]	-	4.4	-	ns
		on pin I2Sx_TX_WS		-	4.3	-	ns
input							
$t_{su(D)}$	data input set-up time	on pin I2Sx_RX_SDA	[1]	-	0	-	ns
		on pin I2Sx_RX_WS			0.20		ns
$t_{h(D)}$	data input hold time	on pin I2Sx_RX_SDA	[1]	-	3.7	-	ns
		on pin I2Sx_RX_WS		-	3.9	-	ns

[1] Clock to the I²S-bus interface BASE_APB1_CLK = 150 MHz; peripheral clock to the I²S-bus interface PCLK = BASE_APB1_CLK / 12. I²S clock cycle time $T_{cy(clk)}$ = 79.2 ns; corresponds to the SCK signal in the *I²S-bus specification*.




Fig 25. I²S-bus timing (transmit)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 26. I²S-bus timing (receive)

11.7 USART interface

Table 16. Dynamic characteristics: USART interface

T_{amb} = 25 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V; C_L = 20 pF. Simulated values.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{cy(clk)}$	clock cycle time	on pins Ux_UCLK	-	0.1	-	µs
output						
$t_{v(Q)}$	data output valid time	on pin Ux_TXD	-	6.5	-	ns

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

11.8 SSP interface

Table 17. Dynamic characteristics: SSP pins in SPI mode

T_{amb} = 25 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V. Simulated values.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$T_{cy(clk)}$	clock cycle time	full-duplex mode	[1]	-	40	-	ns
		when only transmitting		-	20	-	ns
SSP master							
t_{DS}	data set-up time	in SPI mode		-	8.8	-	ns
t_{DH}	data hold time	in SPI mode		-	–5.0	-	ns
$t_{v(Q)}$	data output valid time	in SPI mode		-	3.9	-	ns
$t_{h(Q)}$	data output hold time	in SPI mode		-	0.4	-	ns
SSP slave							
$T_{cy(PCLK)}$	PCLK cycle time			10			ns
$T_{cy(clk)}$	clock cycle time		[2]	120	-	-	ns
t_{DS}	data set-up time	in SPI mode		-	10.5	-	ns
t_{DH}	data hold time	in SPI mode		-	1	-	ns
$t_{v(Q)}$	data output valid time	in SPI mode		-	4.0	-	ns
$t_{h(Q)}$	data output hold time	in SPI mode		–	0.2	-	ns

[1] $T_{cy(clk)} = (SSPCLKDIV \times (1 + SCR) \times CPSDVSR) / f_{main}$. The clock cycle time derived from the SPI bit rate $T_{cy(clk)}$ is a function of the main clock frequency f_{main}, the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).

[2] $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 27. SSP master timing in SPI mode

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 28. SSP slave timing in SPI mode

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

11.9 External memory interface

Table 18. Dynamic characteristics: Static external memory interface

C_L = 22 pF for EMC_Dn C_L = 20 pF for all others; T_{amb} = −40 °C to 85 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V; values guaranteed by design.

Symbol	Parameter[1]	Conditions		Min	Typ	Max	Unit
Read cycle parameters							
t_{CSLAV}	$\overline{CS}$ LOW to address valid time			−3.1	-	1.6	ns
t_{CSLOEL}	$\overline{CS}$ LOW to $\overline{OE}$ LOW time		[2]	−0.6 + $T_{cy(clk)}$ × WAITOEN	-	1.3 + $T_{cy(clk)}$ × WAITOEN	ns
$t_{CSLBLSL}$	$\overline{CS}$ LOW to $\overline{BLS}$ LOW time	PB = 1		−0.7	-	1.8	ns
t_{OELOEH}	$\overline{OE}$ LOW to $\overline{OE}$ HIGH time		[2]	−0.6 + (WAITRD − WAITOEN + 1) × $T_{cy(clk)}$	-	−0.4 + (WAITRD − WAITOEN + 1) × $T_{cy(clk)}$	ns
t_{am}	memory access time			-	-	−16 + (WAITRD − WAITOEN +1) × $T_{cy(clk)}$	ns
$t_{h(D)}$	data input hold time			−16	-	-	ns
$t_{CSHBLSH}$	$\overline{CS}$ HIGH to $\overline{BLS}$ HIGH time	PB = 1		−0.4	-	1.9	ns
t_{CSHOEH}	CS HIGH to $\overline{OE}$ HIGH time			−0.4	-	1.4	ns
t_{OEHANV}	$\overline{OE}$ HIGH to address invalid	PB = 1		−2.0	-	2.6	ns
t_{CSHEOR}	$\overline{CS}$ HIGH to end of read time		[3]	−2.0	-	0	ns
t_{CSLSOR}	$\overline{CS}$ LOW to start of read time		[4]	0	-	1.8	ns
Write cycle parameters							
t_{CSLAV}	$\overline{CS}$ LOW to address valid time			−3.1	-	1.6	ns
t_{CSLDV}	$\overline{CS}$ LOW to data valid time			−3.1	-	1.5	ns
t_{CSLWEL}	$\overline{CS}$ LOW to $\overline{WE}$ LOW time	PB = 1		−1.5	-	0.2	ns
$t_{CSLBLSL}$	$\overline{CS}$ LOW to $\overline{BLS}$ LOW time	PB = 1		−0.7	-	1.8	ns
t_{WELWEH}	$\overline{WE}$ LOW to $\overline{WE}$ HIGH time	PB = 1	[2]	−0.6 + (WAITWR − WAITWEN + 1) × $T_{cy(clk)}$	-	−0.4 + (WAITWR − WAITWEN + 1) × $T_{cy(clk)}$	ns
t_{WEHDNV}	$\overline{WE}$ HIGH to data invalid time	PB = 1	[2]	−0.9 + $T_{cy(clk)}$	-	2.3 + $T_{cy(clk)}$	ns
t_{WEHEOW}	$\overline{WE}$ HIGH to end of write time	PB = 1	[2] [5]	−0.4 + $T_{cy(clk)}$	-	−0.3 + $T_{cy(clk)}$	ns
$t_{CSLBLSL}$	$\overline{CS}$ LOW to $\overline{BLS}$ LOW	PB = 0		−0.7	-	1.8	ns
$t_{BLSLBLSH}$	$\overline{BLS}$ LOW to $\overline{BLS}$ HIGH time	PB = 0	[2]	−0.9 + (WAITWR − WAITWEN + 1) × $T_{cy(clk)}$	-	−0.1 + (WAITWR − WAITWEN + 1) × $T_{cy(clk)}$	ns
$t_{BLSHEOW}$	$\overline{BLS}$ HIGH to end of write time	PB = 0	[2] [5]	−1.9 + $T_{cy(clk)}$	-	−0.5 + $T_{cy(clk)}$	ns

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 18. Dynamic characteristics: Static external memory interface *…continued*

C_L = 22 pF for EMC_Dn C_L = 20 pF for all others; T_{amb} = −40 °C to 85 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V; values guaranteed by design.

Symbol	Parameter[1]	Conditions		Min	Typ	Max	Unit
$t_{BLSHDNV}$	$\overline{BLS}$ HIGH to data invalid time	PB = 0	[2]	−2.5 + $T_{cy(clk)}$	-	1.4 + $T_{cy(clk)}$	ns
t_{CSHEOW}	$\overline{CS}$ HIGH to end of write time		[5]	−2.0	-	0	ns
$t_{BLSHDNV}$	$\overline{BLS}$ HIGH to data invalid time	PB = 1		−2.5	-	1.4	ns
t_{WEHANV}	WE HIGH to address invalid time	PB = 1		−0.9 + $T_{cy(clk)}$	-	2.4 + $T_{cy(clk)}$	ns

[1] Parameters specified for 40 % of $V_{DD(IO)}$ for rising edges and 60 % of $V_{DD(IO)}$ for falling edges.

[2] $T_{cy(clk)}$ = 1/CCLK (see *LPC43xx User manual*).

[3] End Of Read (EOR): longest of t_{CSHOEH}, t_{OEHANV}, $t_{CSHBLSH}$.

[4] Start Of Read (SOR): longest of t_{CSLAV}, t_{CSLOEL}, $t_{CSLBLSL}$.

[5] End Of Write (EOW): earliest of address not valid or $\overline{EMC_BLSn}$ HIGH.




Fig 29. External static memory read/write access (PB = 0)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 30. External static memory read/write access (PB = 1)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 19. Dynamic characteristics: Dynamic external memory interface

Simulated data over temperature and process range; C_L = 10 pF for $\overline{EMC_DYCSn}$, $\overline{EMC_RAS}$, $\overline{EMC_CAS}$, $\overline{EMC_WE}$, EMC_An; C_L = 9 pF for EMC_Dn; C_L = 5 pF for EMC_DQMOUTn, EMC_CLKn, $\overline{EMC_CKEOUTn}$; T_{amb} = −40 °C to 85 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; $V_{DD(IO)}$ = 3.3 V ± 10 %; RD = 1 (see LPC43xx User manual); EMC_CLKn delays CLK0_DELAY = CLK1_DELAY = CLK2_DELAY = CLK3_DELAY = 0.

Symbol	Parameter	Min	Typ	Max	Unit
$T_{cy(clk)}$	clock cycle time	8.4	-	-	ns
Common to read and write cycles					
$t_{d(DYCSV)}$	DYCS valid delay time	-	3.1 + 0.5 × $T_{cy(clk)}$	5.1 + 0.5 × $T_{cy(clk)}$	ns
$t_{h(DYCS)}$	DYCS hold time	0.3 + 0.5 × $T_{cy(clk)}$	0.9 + 0.5 × $T_{cy(clk)}$	-	ns
$t_{d(RASV)}$	row address strobe valid delay time	-	3.1 + 0.5 × $T_{cy(clk)}$	4.9 + 0.5 × $T_{cy(clk)}$	ns
$t_{h(RAS)}$	row address strobe hold time	0.5 + 0.5 × $T_{cy(clk)}$	1.1 + 0.5 × $T_{cy(clk)}$	-	ns
$t_{d(CASV)}$	column address strobe valid delay time	-	2.9 + 0.5 × $T_{cy(clk)}$	4.6 + 0.5 × $T_{cy(clk)}$	ns
$t_{h(CAS)}$	column address strobe hold time	0.3 + 0.5 × $T_{cy(clk)}$	0.9 + 0.5 × $T_{cy(clk)}$	-	ns
$t_{d(WEV)}$	$\overline{WE}$ valid delay time	-	3.2 + 0.5 × $T_{cy(clk)}$	5.9 + 0.5 × $T_{cy(clk)}$	ns
$t_{h(WE)}$	$\overline{WE}$ hold time	1.3 + 0.5 × $T_{cy(clk)}$	1.4 + 0.5 × $T_{cy(clk)}$	-	ns
$t_{d(DQMOUTV)}$	$\overline{DQMOUT}$ valid delay time	-	3.1 + 0.5 × $T_{cy(clk)}$	5.0 + 0.5 × $T_{cy(clk)}$	ns
$t_{h(DQMOUT)}$	$\overline{DQMOUT}$ hold time	0.2 + 0.5 × $T_{cy(clk)}$	0.8 + 0.5 × $T_{cy(clk)}$	-	ns
$t_{d(AV)}$	address valid delay time	-	3.8 + 0.5 × $T_{cy(clk)}$	6.3 + 0.5 × $T_{cy(clk)}$	ns
$t_{h(A)}$	address hold time	0.3 + 0.5 × $T_{cy(clk)}$	0.9 + 0.5 × $T_{cy(clk)}$	-	ns
$t_{d(CKEOUTV)}$	$\overline{CKEOUT}$ valid delay time	-	3.1 + 0.5 × $T_{cy(clk)}$	5.1 + 0.5 × $T_{cy(clk)}$	ns
$t_{h(CKEOUT)}$	$\overline{CKEOUT}$ hold time	0.5 × $T_{cy(clk)}$	0.7 + 0.5 × $T_{cy(clk)}$	-	ns
Read cycle parameters					
$t_{su(D)}$	data input set-up time	−1.5	−0.5	-	ns
$t_{h(D)}$	data input hold time	-	0.8	2.2	ns
Write cycle parameters					
$t_{d(QV)}$	data output valid delay time	-	3.8 + 0.5 × $T_{cy(clk)}$	6.2 + 0.5 × $T_{cy(clk)}$	ns
$t_{h(Q)}$	data output hold time	0.5 × $T_{cy(clk)}$	0.7 + 0.5 × $T_{cy(clk)}$	-	ns

Table 20. Dynamic characteristics: Dynamic external memory interface; EMC_CLK[3:0] delay values


T_{amb} = −40 °C to 85 °C; $V_{DD(IO)}$ = 3.3 V ± 10 %; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_d	delay time	delay value [1]				
		CLKn_DELAY = 0	0.0	0.0	0.0	ns
		CLKn_DELAY = 1 [1]	0.4	0.5	0.8	ns
		CLKn_DELAY = 2 [1]	0.7	1.0	1.7	ns
		CLKn_DELAY = 3 [1]	1.1	1.6	2.5	ns
		CLKn_DELAY = 4 [1]	1.4	2.0	3.3	ns
		CLKn_DELAY = 5 [1]	1.7	2.6	4.1	ns
		CLKn_DELAY = 6 [1]	2.1	3.1	4.9	ns
		CLKn_DELAY = 7 [1]	2.5	3.6	5.8	ns

[1] Program the EMC_CLKn delay values in the EMCDELAYCLK register (see the *LPC43xx User manual*). The delay values must be the same for all SDRAM clocks EMC_CLKn: CLK0_DELAY = CLK1_DELAY = CLK2_DELAY = CLK3_DELAY.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.



For the programmable EMC_CLK[3:0] clock delays CLKn_DELAY, see Table 20 .

Remark: For SDRAM operation, set CLK0_DELAY = CLK1_DELAY = CLK2_DELAY = CLK3_DELAY in the EMCDELAYCLK register.

Fig 31. SDRAM timing

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

11.10 USB interface

Table 21. Dynamic characteristics: USB0 and USB1 pins (full-speed)
C_L = 50 pF; R_{pu} = 1.5 kΩ on D+ to $V_{DD(IO)}$; 3.0 V ≤ $V_{DD(IO)}$ ≤ 3.6 V.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
t_r	rise time	10 % to 90 %		8.5	-	13.8	ns
t_f	fall time	10 % to 90 %		7.7	-	13.7	ns
t_{FRFM}	differential rise and fall time matching	t_r / t_f		-	-	109	%
V_{CRS}	output signal crossover voltage			1.3	-	2.0	V
t_{FEOPT}	source SE0 interval of EOP	see Figure 32		160	-	175	ns
t_{FDEOP}	source jitter for differential transition to SE0 transition	see Figure 32		−2	-	+5	ns
t_{JR1}	receiver jitter to next transition			−18.5	-	+18.5	ns
t_{JR2}	receiver jitter for paired transitions	10 % to 90 %		−9	-	+9	ns
t_{EOPR1}	EOP width at receiver	must reject as EOP; see Figure 32	[1]	40	-	-	ns
t_{EOPR2}	EOP width at receiver	must accept as EOP; see Figure 32	[1]	82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.




Fig 32. Differential data-to-EOP transition skew and EOP width

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 22. Static characteristics: USB0 PHY pins[1]

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
High-speed mode							
P_{cons}	power consumption		[2]	-	68	-	mW
$I_{DDA(3V3)}$	analog supply current (3.3 V)	on pin USB0_VDDA3V3_DRIVER;	[3]				
		total supply current		-	18	-	mA
		during transmit		-	31	-	mA
		during receive		-	14	-	mA
		with driver tri-stated		-	14	-	mA
I_{DDD}	digital supply current			-	7	-	mA
Full-speed/low-speed mode							
P_{cons}	power consumption		[2]	-	15	-	mW
$I_{DDA(3V3)}$	analog supply current (3.3 V)	on pin USB0_VDDA3V3_DRIVER;					
		total supply current		-	3.5	-	mA
		during transmit		-	5	-	mA
		during receive		-	3	-	mA
		with driver tri-stated		-	3	-	mA
I_{DDD}	digital supply current			-	3	-	mA
Suspend mode							
$I_{DDA(3V3)}$	analog supply current (3.3 V)			-	24	-	µA
		with driver tri-stated		-	24	-	µA
		with OTG functionality enabled		-	3	-	mA
I_{DDD}	digital supply current			-	30	-	µA
VBUS detector outputs							
V_{th}	threshold voltage	for VBUS valid		4.4	-	-	V
		for session end		0.2	-	0.8	V
		for A valid		0.8	-	2	V
		for B valid		2	-	4	V
V_{hys}	hysteresis voltage	for session end		-	150	10	mV
		A valid		-	200	10	mV
		B valid		-	200	10	mV

[1] Characterized but not implemented as production test.

[2] Total average power consumption.

[3] The driver is active only 20 % of the time.

11.11 Ethernet

Table 23. Dynamic characteristics: Ethernet

T_{amb} = −40 °C to 85 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V. Values guaranteed by design.

Symbol	Parameter	Conditions		Min	Max	Unit
RMII mode						
f_{clk}	clock frequency	for ENET_RX_CLK	[1]	-	50	MHz
δ_{clk}	clock duty cycle		[1]	50	50	%

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 23. Dynamic characteristics: Ethernet

T_{amb} = −40 °C to 85 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V. Values guaranteed by design.

Symbol	Parameter	Conditions		Min	Max	Unit
t_{su}	set-up time	for ENET_TXDn, ENET_TX_EN, ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	4	-	ns
t_h	hold time	for ENET_TXDn, ENET_TX_EN, ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	2	-	ns
MII mode						
f_{clk}	clock frequency	for ENET_TX_CLK	[1]	-	25	MHz
δ_{clk}	clock duty cycle		[1]	50	50	%
t_{su}	set-up time	for ENET_TXDn, ENET_TX_EN, ENET_TX_ER	[1][2]	4	-	ns
t_h	hold time	for ENET_TXDn, ENET_TX_EN, ENET_TX_ER	[1][2]	2	-	ns
f_{clk}	clock frequency	for ENET_RX_CLK	[1]	-	25	MHz
δ_{clk}	clock duty cycle		[1]	50	50	%
t_{su}	set-up time	for ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	4	-	ns
t_h	hold time	for ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	2	-	ns

[1] Output drivers can drive a load ≥ 25 pF accommodating over 12 inch of PCB trace and the input capacitance of the receiving device.

[2] Timing values are given from the point at which the clock signal waveform crosses 1.4 V to the valid input or output level.




Fig 33. Ethernet timing

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

11.12 SD/MMC

Table 24. Dynamic characteristics: SD/MMC

T_{amb} = 25 °C, 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V, C_L = 20 pF. Simulated values.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{clk}	clock frequency	on pin SD_CLK; data transfer mode	-	40	<tbd>	MHz
		on pin SD_CLK; identification mode			<tbd>	MHz
$t_{su(D)}$	data input set-up time	on pins SD_CMD, SD_DATn as inputs	<tbd>	9.9	-	ns
$t_{h(D)}$	data input hold time	on pins SD_CMD, SD_DATn as inputs	<tbd>	0.3	-	ns
$t_{d(QV)}$	data output valid delay time	on pins SD_CMD, SD_DATn as outputs	-	6.9	<tbd>	ns
$t_{h(Q)}$	data output hold time	on pins SD_CMD, SD_DATn as outputs	<tbd>	0.3	-	ns




Fig 34. SD/MMC timing

11.13 LCD

Table 25. Dynamic characteristics: LCD

T_{amb} = 25 °C; 2.2 V ≤ $V_{DD(REG)(3V3)}$ ≤ 3.6 V; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V; C_L = 20 pF. Simulated values.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{clk}	clock frequency	on pin LCD_DCLK	-	50	<tbd>	MHz
$t_{su(D)}$	data input set-up time		<tbd>		-	ns
$t_{h(D)}$	data input hold time		<tbd>	<tbd>	-	ns
$t_{d(QV)}$	data output valid delay time		-	14.1	<tbd>	ns
$t_{h(Q)}$	data output hold time		<tbd>	<tbd>	-	ns

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

12. ADC/DAC electrical characteristics

Table 26. ADC characteristics

$V_{DDA(3V3)}$ over specified ranges; T_{amb} = −40 °C to +85 °C; ADC frequency 4.5 MHz; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{IA}	analog input voltage			0	-	$V_{DDA(3V3)}$	V
C_{ia}	analog input capacitance			-	-	2	pF
E_D	differential linearity error	2.7 V ≤ $V_{DDA(3V3)}$ ≤ 3.6 V	[1][2]	-	±0.8	-	LSB
		2.2 V ≤ $V_{DDA(3V3)}$ < 2.7 V		-	±1.0	-	LSB
$E_{L(adj)}$	integral non-linearity	2.7 V ≤ $V_{DDA(3V3)}$ ≤ 3.6 V	[3]	-	±0.8	-	LSB
		2.2 V ≤ $V_{DDA(3V3)}$ < 2.7 V		-	±1.5	-	LSB
E_O	offset error	2.7 V ≤ $V_{DDA(3V3)}$ ≤ 3.6 V	[4]	-	±0.15	-	LSB
		2.2 V ≤ $V_{DDA(3V3)}$ < 2.7 V		-	±0.15	-	LSB
E_G	gain error	2.7 V ≤ $V_{DDA(3V3)}$ ≤ 3.6 V	[5]	-	±0.3	-	%
		2.2 V ≤ $V_{DDA(3V3)}$ < 2.7 V		-	±0.35	-	%
E_T	absolute error	2.7 V ≤ $V_{DDA(3V3)}$ ≤ 3.6 V	[6]	-	±3	-	LSB
		2.2 V ≤ $V_{DDA(3V3)}$ < 2.7 V		-	±4	-	LSB
R_{vsi}	voltage source interface resistance	see Figure 36		-	-	$1/(7 \times f_{clk(ADC)} \times C_{ia})$	kΩ
R_i	input resistance		[7][8]	-	-	1.2	MΩ
$f_{clk(ADC)}$	ADC clock frequency			-	-	4.5	MHz
$f_{c(ADC)}$	ADC conversion frequency	10-bit resolution; 11 clock cycles		-	-	400	kSamples/s
		2-bit resolution; 3 clock cycles				1.5	MSamples/s

[1] The ADC is monotonic, there are no missing codes.

[2] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 35.

[3] The integral non-linearity ($E_{L(adj)}$) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 35.

[4] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 35.

[5] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 35.


[6] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 35.

[7] T_{amb} = 25 °C; maximum sampling frequency f_s = 4.5 MHz and analog input capacitance C_{ia} = 2 pF.

[8] Input resistance R_i depends on the sampling frequency fs: $R_i = 2\ k\Omega + 1 / (f_s \times C_{ia})$.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.



(1) Example of an actual transfer curve.

(2) The ideal transfer curve.

(3) Differential linearity error (E_D).

(4) Integral non-linearity ($E_{L(adj)}$).


(5) Center of a step of the actual transfer curve.

(6) V_{DDA} refers to $V_{DDA(3V3)}$ on pin VDDA and V_{SSA} to analog ground on pin VSSA.

Fig 35. 10-bit ADC characteristics

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.



$Rs < 1/((7 \times f_{clk(ADC)}) \times C_{ia}) - 2\ k\Omega$

Fig 36. ADC interface to pins

Table 27. DAC characteristics

$V_{DDA(3V3)}$ over specified ranges; T_{amb} = −40 °C to +85 °C; unless otherwise specified

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
E_D	differential linearity error	$2.7\ V \le V_{DDA(3V3)} \le 3.6\ V$	[1]	-	±0.8	-	LSB
		$2.2\ V \le V_{DDA(3V3)} < 2.7\ V$		-	±1.0	-	LSB
$E_{L(adj)}$	integral non-linearity	$2.7\ V \le V_{DDA(3V3)} \le 3.6\ V$	[1]	-	±1.0	-	LSB
		$2.2\ V \le V_{DDA(3V3)} < 2.7\ V$		-	±1.5	-	LSB
E_O	offset error	$2.7\ V \le V_{DDA(3V3)} \le 3.6\ V$	[1]	-	±0.8	-	LSB
		$2.2\ V \le V_{DDA(3V3)} < 2.7\ V$		-	±1.0	-	LSB
E_G	gain error	$2.7\ V \le V_{DDA(3V3)} \le 3.6\ V$	[1]	-	±0.3	-	%
		$2.2\ V \le V_{DDA(3V3)} < 2.7\ V$		-	±1.0	-	%
C_L	load capacitance			-	-	200	pF
R_L	load resistance			1	-	-	kΩ
t_s	settling time		[1]		0.4		µs

[1] In the DAC CR register, bit BIAS = 0 (see the *LPC43xx user manual*).

[2] Settling time is calculated within 1/2 LSB of the final value.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

13. Application information

13.1 LCD panel signal usage

Table 28. LCD panel connections for STN single panel mode

External pin	4-bit mono STN single panel		8-bit mono STN single panel		Color STN single panel	
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function
LCD_VD[23:8]	-	-	-	-	-	-
LCD_VD7	-	-	P8_4	UD[7]	P8_4	UD[7]
LCD_VD6	-	-	P8_5	UD[6]	P8_5	UD[6]
LCD_VD5	-	-	P8_6	UD[5]	P8_6	UD[5]
LCD_VD4	-	-	P8_7	UD[4]	P8_7	UD[4]
LCD_VD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]
LCD_VD2	P4_3	UD[2]	P4_3	UD[2]	P4_3	UD[2]
LCD_VD1	P4_4	UD[1]	P4_4	UD[1]	P4_4	UD[1]
LCD_VD0	P4_1	UD[0]	P4_1	UD[0]	P4_1	UD[0]
LCD_LP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCD_ENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCD_FP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCD_DCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCD_LE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCD_PWR	P7_7	CDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

Table 29. LCD panel connections for STN dual panel mode

External pin	4-bit mono STN dual panel		8-bit mono STN dual panel		Color STN dual panel	
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function
LCD_VD[23:16]	-	-	-	-	-	-
LCD_VD15	-	-	PB_4	LD[7]	PB_4	LD[7]
LCD_VD14	-	-	PB_5	LD[6]	PB_5	LD[6]
LCD_VD13	-	-	PB_6	LD[5]	PB_6	LD[5]
LCD_VD12	-	-	P8_3	LD[4]	P8_3	LD[4]
LCD_VD11	P4_9	LD[3]	P4_9	LD[3]	P4_9	LD[3]
LCD_VD10	P4_10	LD[2]	P4_10	LD[2]	P4_10	LD[2]
LCD_VD9	P4_8	LD[1]	P4_8	LD[1]	P4_8	LD[1]
LCD_VD8	P7_5	LD[0]	P7_5	LD[0]	P7_5	LD[0]
LCD_VD7	-	-		UD[7]	P8_4	UD[7]
LCD_VD6	-	-	P8_5	UD[6]	P8_5	UD[6]
LCD_VD5	-	-	P8_6	UD[5]	P8_6	UD[5]
LCD_VD4	-	-	P8_7	UD[4]	P8_7	UD[4]
LCD_VD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 29. LCD panel connections for STN dual panel mode

External pin	4-bit mono STN dual panel		8-bit mono STN dual panel		Color STN dual panel	
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function
LCD_VD2	P4_3	UD[2]	P4_3	UD[2]	P4_3	UD[2]
LCD_VD1	P4_4	UD[1]	P4_4	UD[1]	P4_4	UD[1]
LCD_VD0	P4_1	UD[0]	P4_1	UD[0]	P4_1	UD[0]
LCD_LP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCD_ENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCD_FP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCD_DCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCD_LE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCD_PWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

Table 30. LCD panel connections for TFT panels

External pin	TFT 12 bit (4:4:4 mode)		TFT 16 bit (5:6:5 mode)		TFT 16 bit (1:5:5:5 mode)		TFT 24 bit	
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function
LCD_VD23	PB_0	BLUE3	PB_0	BLUE4	PB_0	BLUE4		BLUE7
LCD_VD22	PB_1	BLUE2	PB_1	BLUE3	PB_1	BLUE3		BLUE6
LCD_VD21	PB_2	BLUE1	PB_2	BLUE2	PB_2	BLUE2		BLUE5
LCD_VD20	PB_3	BLUE0	PB_3	BLUE1	PB_3	BLUE1		BLUE4
LCD_VD19	-	-	P7_1	BLUE0	P7_1	BLUE0		BLUE3
LCD_VD18	-	-	-	-	P7_2	intensity		BLUE2
LCD_VD17	-	-	-	-	-	-	P7_3	BLUE1
LCD_VD16	-	-	-	-	-	-	P7_4	BLUE0
LCD_VD15	PB_4	GREEN3	PB_4	GREEN5	PB_4	GREEN4	PB_4	GREEN7
LCD_VD14	PB_5	GREEN2	PB_5	GREEN4	PB_5	GREEN3	PB_5	GREEN6
LCD_VD13	PB_6	GREEN1	PB_6	GREEN3	PB_6	GREEN2	PB_6	GREEN5
LCD_VD12	P8_3	GREEN0	P8_3	GREEN2	P8_3	GREEN1	P8_3	GREEN4
LCD_VD11	-	-	P4_9	GREEN1	P4_9	GREEN0	P4_9	GREEN3
LCD_VD10	-	-	P4_10	GREEN0	P4_10	intensity	P4_10	GREEN2
LCD_VD9	-	-	-	-	-	-	P4_8	GREEN1
LCD_VD8	-	-	-	-	-	-	P7_5	GREEN0
LCD_VD7	P8_4	RED3	P8_4	RED4	P8_4	RED4	P8_4	RED7
LCD_VD6	P8_5	RED2	P8_5	RED3	P8_5	RED3	P8_5	RED6
LCD_VD5	P8_6	RED1	P8_6	RED2	P8_6	RED2	P8_6	RED5
LCD_VD4	P8_7	RED0	P8_7	RED1	P8_7	RED1	P8_7	RED4
LCD_VD3	-	-	P4_2	RED0	P4_2	RED0	P4_2	RED3
LCD_VD2	-	-	-	-	P4_3	intensity	P4_3	RED2
LCD_VD1	-	-	-	-	-	-	P4_4	RED1

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 30. LCD panel connections for TFT panels

External pin	TFT 12 bit (4:4:4 mode)		TFT 16 bit (5:6:5 mode)		TFT 16 bit (1:5:5:5 mode)		TFT 24 bit	
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function
LCD_VD0	-	-	-	-	-	-	P4_1	RED0
LCD_LP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCD_ENAB /LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCD_FP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCD_DCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCD_LE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCD_PWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

13.2 Crystal oscillator

The crystal oscillator is controlled by the XTAL_OSC_CTRL register in the CGU (see *LPC43xx user manual*).

The crystal oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the PLL.

The oscillator can operate in one of two modes: slave mode and oscillation mode.

- In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (C_C in Figure 37), with an amplitude of at least 200 mV (rms). The XTAL2 pin in this configuration can be left unconnected.
- External components and models used in oscillation mode are shown in Figure 38, and in Table 31 and Table 32. Since the feedback resistance is integrated on chip, only a crystal and the capacitances C_{X1} and C_{X2} need to be connected externally in case of fundamental mode oscillation (the fundamental frequency is represented by L, C_L and R_S). Capacitance C_P in Figure 38 represents the parallel package capacitance and should not be larger than 7 pF. Parameters F_C, C_L, R_S and C_P are supplied by the crystal manufacturer.

Table 31. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R_S	External load capacitors C_{X1}, C_{X2}
2 MHz	< 200 Ω	33 pF, 33 pF
	< 200 Ω	39 pF, 39 pF
	< 200 Ω	56 pF, 56 pF
4 MHz	< 200 Ω	18 pF, 18 pF
	< 200 Ω	39 pF, 39 pF
	< 200 Ω	56 pF, 56 pF
8 MHz	< 200 Ω	18 pF, 18 pF
	< 200 Ω	39 pF, 39 pF

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 31. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R_S	External load capacitors C_{X1}, C_{X2}
12 MHz	< 160 Ω	18 pF, 18 pF
	< 160 Ω	39 pF, 39 pF
16 MHz	< 120 Ω	18 pF, 18 pF
	< 80 Ω	33 pF, 33 pF
20 MHz	<100 Ω	18 pF, 18 pF
	< 80 Ω	33 pF, 33 pF

Table 32. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) high frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R_S	External load capacitors C_{X1}, C_{x2}
15 MHz	< 80 Ω	18 pF, 18 pF
20 MHz	< 80 Ω	39 pF, 39 pF
	< 100 Ω	47 pF, 47 pF




Fig 37. Slave mode operation of the on-chip oscillator




Fig 38. Oscillator modes with external crystal model used for C_{X1}/C_{X2} evaluation

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

13.3 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

Connect the crystal on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{x1}, C_{x2}, and C_{x3} in case of third overtone crystal usage have a common ground plane. Also connect the external components to the ground plain. To keep the noise coupled in via the PCB as small as possible, make loops and parasitics as small as possible. Choose smaller values of C_{x1} and C_{x2} if parasitics increase in the PCB layout.

13.4 Standard I/O pin configuration

Figure 39 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver: Open-drain mode enabled/disabled
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Analog input

The default configuration for standard I/O pins is input with pull-up enabled. The weak MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.




Fig 39. Standard I/O pin configuration with analog input

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

13.5 Reset pin configuration





Fig 40. Reset pin configuration

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

14. Package outline

LBGA256: plastic low profile ball grid array package; 256 balls; body 17 x 17 x 1 mm **SOT740-2**



DIMENSIONS (mm are the original dimensions)

UNIT	A max	A_1	A_2	b	D	E	e	e_1	e_2	v	w	y	y_1
mm	1.55	0.45 0.35	1.1 0.9	0.55 0.45	17.2 16.8	17.2 16.8	1	15	15	0.25	0.1	0.12	0.35


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT740-2	- - -	MO-192	- - -			~~05-06-16~~ 05-08-04

Fig 41. Package outline LBGA256 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

TFBGA180: thin fine-pitch ball grid array package; 180 balls **SOT570-3**



DIMENSIONS (mm are the original dimensions)

UNIT		A	A_1	A_2	b	D	E	e	e_1	e_2	v	w	y	y_1
mm	max	1.20	0.40	0.80	0.50	12.1	12.1	0.8	10.4	10.4	0.15	0.05	0.12	0.1
	nom	1.06	0.35	0.71	0.45	12.0	12.0							
	min	0.95	0.30	0.65	0.40	11.9	11.9							


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT570-3						~~08-07-09~~ 10-04-15

Fig 42. Package outline of the TFBGA180 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

LQFP208; plastic low profile quad flat package; 208 leads; body 28 x 28 x 1.4 mm **SOT459-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	H_D	H_E	L	L_p	v	w	y	Z_D	Z_E	θ
mm	1.6	0.15 0.05	1.45 1.35	0.25	0.27 0.17	0.20 0.09	28.1 27.9	28.1 27.9	0.5	30.15 29.85	30.15 29.85	1	0.75 0.45	0.12	0.08	0.08	1.43 1.08	1.43 1.08	7^o 0^o

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT459-1	136E30	MS-026				~~00-02-06~~ 03-02-20

Fig 43. Package outline of the LQFP208 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

TFBGA100: plastic thin fine-pitch ball grid array package; 100 balls; body 9 x 9 x 0.7 mm **SOT926-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A max	A_1	A_2	b	D	E	e	e_1	e_2	v	w	y	y_1
mm	1.2	0.4 0.3	0.8 0.65	0.5 0.4	9.1 8.9	9.1 8.9	0.8	7.2	7.2	0.15	0.05	0.08	0.1


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT926-1	- - -	- - -	- - -			~~05-12-09~~ 05-12-22

Fig 44. Package outline of the TFBGA100 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

LQFP144: plastic low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm **SOT486-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	H_D	H_E	L	L_p	v	w	y	$Z_D^{(1)}$	$Z_E^{(1)}$	θ
mm	1.6	0.15 0.05	1.45 1.35	0.25	0.27 0.17	0.20 0.09	20.1 19.9	20.1 19.9	0.5	22.15 21.85	22.15 21.85	1	0.75 0.45	0.2	0.08	0.08	1.4 1.1	1.4 1.1	7^o 0^o

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT486-1	136E23	MS-026				~~00-03-14~~ 03-02-20

Fig 45. Package outline for the LQFP144 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

LQFP100: plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm **SOT407-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	H_D	H_E	L	L_p	v	w	y	$Z_D^{(1)}$	$Z_E^{(1)}$	θ
mm	1.6	0.15 0.05	1.45 1.35	0.25	0.27 0.17	0.20 0.09	14.1 13.9	14.1 13.9	0.5	16.25 15.75	16.25 15.75	1	0.75 0.45	0.2	0.08	0.08	1.15 0.85	1.15 0.85	7^o 0^o

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT407-1	136E20	MS-026				~~00-02-01~~ 03-02-20


Fig 46. Package outline for the LQFP100 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.


15. Soldering


Footprint information for reflow soldering of LBGA256 package **SOT740-2**



Generic footprint pattern

Refer to the package outline drawing for actual layout





detail X

DIMENSIONS in mm

P	SL	SP	SR	Hx	Hy
1.00	0.450	0.450	0.600	17.500	17.500


sot740-2_fr

Fig 47. Reflow soldering of the LBGA256 package

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2012. All rights reserved.


Footprint information for reflow soldering of TFBGA180 package **SOT570-3**



Generic footprint pattern

Refer to the package outline drawing for actual layout





detail X

DIMENSIONS in mm

P	SL	SP	SR	Hx	Hy
0.80	0.400	0.400	0.550	12.575	12.575


sot570-3_fr

Fig 48. Reflow soldering of the TFBGA180 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Footprint information for reflow soldering of LQFP208 package **SOT459-1**



Generic footprint pattern

Refer to the package outline drawing for actual layout

solder land

occupied area

DIMENSIONS in mm

P1	P2	Ax	Ay	Bx	By	C	D1	D2	Gx	Gy	Hx	Hy
0.500	0.560	31.300	31.300	28.300	28.300	1.500	0.280	0.400	28.500	28.500	31.550	31.550


sot459-1_fr

Fig 49. Reflow soldering of the LQFP208 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Footprint information for reflow soldering of LQFP144 package **SOT486-1**



Generic footprint pattern

Refer to the package outline drawing for actual layout

solder land

occupied area

DIMENSIONS in mm

P1	P2	Ax	Ay	Bx	By	C	D1	D2	Gx	Gy	Hx	Hy
0.500	0.560	23.300	23.300	20.300	20.300	1.500	0.280	0.400	20.500	20.500	23.550	23.550


sot486-1_fr

Fig 50. Reflow soldering of the LQFP144 package

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2012. All rights reserved.


Footprint information for reflow soldering of TFBGA100 package **SOT926-1**



Generic footprint pattern

Refer to the package outline drawing for actual layout





detail X

DIMENSIONS in mm

P	SL	SP	SR	Hx	Hy
0.80	0.330	0.400	0.480	9.400	9.400


sot926-1_fr

Fig 51. Reflow soldering of the TFBGA100 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Footprint information for reflow soldering of LQFP100 package **SOT407-1**



Generic footprint pattern

Refer to the package outline drawing for actual layout

solder land

occupied area

DIMENSIONS in mm

P1	P2	Ax	Ay	Bx	By	C	D1	D2	Gx	Gy	Hx	Hy
0.500	0.560	17.300	17.300	14.300	14.300	1.500	0.280	0.400	14.500	14.500	17.550	17.550

sot407-1

Fig 52. Reflow soldering of the LQFP100 package

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

16. Abbreviations

Table 33. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AES	Advanced Encryption Standard
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
API	Application Programming Interface
BOD	BrownOut Detection
CAN	Controller Area Network
CMAC	Cipher-based Message Authentication Code
CSMA/CD	Carrier Sense Multiple Access with Collision Detection
DAC	Digital-to-Analog Converter
DC-DC	Direct Current-to-Direct Current
DMA	Direct Memory Access
GPIO	General Purpose Input/Output
IRC	Internal RC
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
LCD	Liquid Crystal Display
LSB	Least Significant Bit
MAC	Media Access Control
MCU	MicroController Unit
MIIM	Media Independent Interface Management
n.c.	not connected
OHCI	Open Host Controller Interface
OTG	On-The-Go
PHY	Physical Layer
PLL	Phase-Locked Loop
PMC	Power Mode Control
PWM	Pulse Width Modulator
RIT	Repetitive Interrupt Timer
RMII	Reduced Media Independent Interface
SDRAM	Synchronous Dynamic Random Access Memory
SIMD	Single Instruction Multiple Data
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TCP/IP	Transmission Control Protocol/Internet Protocol
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
ULPI	UTMI+ Low Pin Interface

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 33. Abbreviations *...continued*

Acronym	Description
USART	Universal Synchronous Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
UTMI	USB2.0 Transceiver Macrocell Interface

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

17. Revision history

Table 34. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC4350_30_20_10 v.3.1	20120105	Objective data sheet		LPC4350_30_20_10 v.3
Modifications:	• SPIFI boot pins added in Table 4 and Table 5.			
LPC4350_30_20_10 v.3	20111205	Objective data sheet		LPC4350_30_20_10 v.2.1
Modifications:	• $V_{DDA(3V3)}$ minimum value changed to 2.2 V. • $V_{DD(IO)}$ and $V_{DD(REG)(3V3)}$ ranges added to static and dynamic characteristics tables. • Figure 29 and Figure 30 updated. • UART and USART maximum bit rates specified in Section 11.7. • Define 5 V tolerant pins for $V_{DD(IO)}$ present only in Table 3. • Added pin characteristics for USB1 pins in Table 8. • Added explanation of parameter R_{vsi} (Figure 36). • SPIFI driver removed from ROM (Table 4 and Table 5). • Multiple <tbd> replaced throughout the data sheet. • Parameter C_{ia} = 2 pF updated in Table 26. • ESD parameter added in Table 6. • AES removed from memory maps. • SD/MMC timing parameters added in Table 24. • LCD timing parameters added in Table 25. • EMC SDRAM timing parameters updated in Table 20. • SSP timing parameters added in Table 17. • USART timing parameters added in Table 16. • DAC characterization data added in Table 27. • DBGEN pin reset state: PD removed (Table 3). • TDO pin reset state: PU removed (Table 3). • USB0_ID pin: pin description updated (Table 3). • USB0_VBUS pin: pin description updated (Table 3). • Dynamic characteristics added for the crystal oscillator (Section 11.3). • LQFP208 pin configuration added. • EMC static and dynamic SRAM characterization data added. • Number of GPIOs corrected in the LQFP208 package (in Table 2). • ADC characteristics added (Table 26). • DAC characteristics added (Table 27). • Reset state updated for pin PF_0 and PF_4 in Table 3. • Power consumption data added in Table 8. • Pin electrical characteristics added in Table 8, Figure 14 and Figure 15. • Pin function USB0_PWR_EN changed to USB0_PPWR and description updated in Table 3. • Pin function USB1_VBUS_EN changed to USB1_PPWR and description updated in Table 3.		
LPC4350_30_20_10 v.2.1	20110923	Objective data sheet		LPC4350_30_20_10 v.2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Table 34. Revision history *...continued*

Document ID	Release date	Data sheet status	Change notice	Supersedes
Modifications:		• LQFP100 package added in Table 3. • Pin P2_7 designated as ISP entry pin. • Boot pins corrected in Table 3 and Table 5: Pin P2_7 replaced by pin P2_9 as boot pin. Pin level corrected for 4th boot (pin P2_9) in Table 5. • USART3 boot mode added in Table 5. • Description of ISP mode added (Section 7.11). • V_I updated for I/O pins (see Table 6). • Table 2 updated. • Pin description of Pin P2_2 updated: Function CTOUT_6 changed to CTIN_6. • Pin description of Pin PF_9 updated: Function SGPIO7 changed to SGPIO3. • LQFP208 package added in Table 3. • SPIFI memory added in Figure 9. • AHB multilayer matrix connections updated in Figure 8. • Pin P7_2, column LQFP144: replaced 113 by 115 in Table 3.		
LPC4350_30_20_10 v.2	20110714	Objective data sheet		LPC4350_30_20_10 v.1
LPC4350_30_20_10 v.1	20101029	Objective data sheet	-	-

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

18. Legal information

18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

19. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

20. Contents

1 General description 1
2 Features and benefits 1
3 Applications 4
4 Ordering information 5
4.1 Ordering options 5
5 Block diagram 6
6 Pinning information 7
6.1 Pinning 7
6.2 Pin description 8
7 Functional description 65
7.1 Architectural overview 65
7.2 ARM Cortex-M4 processor 65
7.3 ARM Cortex-M0 co-processor 65
7.4 Interprocessor communication 65
7.5 AHB multilayer matrix 66
7.6 Nested Vectored Interrupt Controller (NVIC) . 66
7.6.1 Features 66
7.6.2 Interrupt sources 67
7.7 Event router 67
7.8 Global Input Multiplexer Array (GIMA) 67
7.8.1 Features 67
7.9 System Tick timer (SysTick) 67
7.10 On-chip static RAM 67
7.11 In-System Programming (ISP) 68
7.12 Boot ROM 68
7.13 Memory mapping 69
7.14 Security features 72
7.14.1 AES decryption engine 72
7.14.1.1 Features 72
7.14.2 One-Time Programmable (OTP) memory . . . 72
7.15 General Purpose I/O (GPIO) 72
7.15.1 Features 72
7.16 Configurable digital peripherals 73
7.16.1 State Configurable Timer (SCT) subsystem . . 73
7.16.1.1 Features 73
7.16.2 Serial GPIO (SGPIO) 73
7.16.2.1 Features 74
7.17 AHB peripherals 74
7.17.1 General Purpose DMA (GPDMA) 74
7.17.1.1 Features 74
7.17.2 SPI Flash Interface (SPIFI) 75
7.17.2.1 Features 75
7.17.3 SD/MMC card interface 75
7.17.4 External Memory Controller (EMC) 75
7.17.4.1 Features 75
7.17.5 High-speed USB Host/Device/OTG interface (USB0) 76
7.17.5.1 Features 76
7.17.6 High-speed USB Host/Device interface with ULPI (USB1) 76
7.17.6.1 Features 77
7.17.7 LCD controller 77
7.17.7.1 Features 77
7.17.8 Ethernet 78
7.17.8.1 Features 78
7.18 Digital serial peripherals 78
7.18.1 UART1 78
7.18.1.1 Features 78
7.18.2 USART0/2/3 79
7.18.2.1 Features 79
7.18.3 SPI serial I/O controller 79
7.18.3.1 Features 79
7.18.4 SSP serial I/O controller 80
7.18.4.1 Features 80
7.18.5 I^2C-bus interface 80
7.18.5.1 Features 80
7.18.6 I^2S interface 81
7.18.6.1 Features 81
7.18.7 C_CAN 81
7.18.7.1 Features 81
7.19 Counter/timers and motor control 82
7.19.1 General purpose 32-bit timers/external event counters 82
7.19.1.1 Features 82
7.19.2 Motor control PWM 82
7.19.3 Quadrature Encoder Interface (QEI) 82
7.19.3.1 Features 83
7.19.4 Repetitive Interrupt (RI) timer 83
7.19.4.1 Features 83
7.19.5 Windowed WatchDog Timer (WWDT) 83
7.19.5.1 Features 83
7.20 Analog peripherals 84
7.20.1 Analog-to-Digital Converter (ADC0/1) 84
7.20.1.1 Features 84
7.20.2 Digital-to-Analog Converter (DAC) 84
7.20.2.1 Features 84
7.21 Peripherals in the RTC power domain 84
7.21.1 RTC 84
7.21.1.1 Features 85
7.21.2 Alarm timer 85
7.22 System control 85
7.22.1 Configuration registers (CREG) 85
7.22.2 System Control Unit (SCU) 85
7.22.3 Clock Generation Unit (CGU) 85
7.22.4 Internal RC oscillator (IRC) 86

continued >>

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

7.22.5 PLL0USB (for USB0) 86
7.22.6 PLL0AUDIO (for audio) 86
7.22.7 System PLL1 86
7.22.8 Reset Generation Unit (RGU) 86
7.22.9 Power control 86
7.23 Serial Wire Debug/JTAG 88
8 Limiting values 89
9 Thermal characteristics 90
10 Static characteristics 91
10.1 Electrical pin characteristics 97
10.2 Power consumption 99
11 Dynamic characteristics 103
11.1 Wake-up times 103
11.2 External clock 103
11.3 Crystal oscillator 104
11.4 IRC and RTC oscillators 105
11.5 I^2C-bus 105
11.6 I^2S-bus interface 107
11.7 USART interface 108
11.8 SSP interface 109
11.9 External memory interface 112
11.10 USB interface 117
11.11 Ethernet 118
11.12 SD/MMC 120
11.13 LCD 120
12 ADC/DAC electrical characteristics 121
13 Application information 124
13.1 LCD panel signal usage 124
13.2 Crystal oscillator 126
13.3 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines 128
13.4 Standard I/O pin configuration 128
13.5 Reset pin configuration 129
14 Package outline 130
15 Soldering 136
16 Abbreviations 142
17 Revision history 144
18 Legal information 146
18.1 Data sheet status 146
18.2 Definitions 146
18.3 Disclaimers 146
18.4 Trademarks 147
19 Contact information 147
20 Contents 148

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012. All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 5 January 2012
Document identifier: LPC4350_30_20_10