

## 2-MHz 600-mA Step-Down DC-DC Converter With Mode Control

Check for Samples: [LM3676](#)

### FEATURES

- 16µA Typical Quiescent Current
- 600mA Maximum Load Capability
- 2MHz Typical PWM Fixed Switching Frequency
- Automatic PFM/PWM Mode Switching or Forced PWM Mode
- Available in Fixed Output Voltages and Adjustable Version
- 8-Lead Non-Pullback WSON Package
- Internal Synchronous Rectification for High Efficiency
- Internal Soft Start
- 0.01µA Typical Shutdown Current
- Operates From a Single Li-Ion Cell Battery
- Only Three Tiny Surface-Mount External Components Required (One Inductor, Two Ceramic Capacitors)
- Current Overload and Thermal Shutdown Protection

### DESCRIPTION

The LM3676 step-down DC-DC converter is optimized for powering low voltage circuits from a single Li-Ion cell battery and input voltage rails from 2.9V to 5.5V. It provides up to 600mA load current, over the entire input voltage range. There are several different fixed voltage output options available as well as an adjustable output voltage version.

The LM3676 has a mode-control pin that allows the user to select continuous Pulse Width Modulation (PWM) mode over the complete load range or an intelligent PFM-PWM mode that changes modes depending on the load. PWM mode offers superior efficiency under high load conditions (>100mA) and the lowest output noise performance. In Auto mode, PFM-PWM, hysteretic PFM extends the battery life through reduction of the quiescent current to 16µA (typ.) during light loads and system standby.

The LM3676 is available in a 8-lead non-pullback WSON package in leaded (PB) and lead-free (NO PB) versions. A high switching frequency of 2 MHz (typ) allows use of tiny surface-mount components, an inductor and two ceramic capacitors.

### APPLICATIONS

- Mobile Phones
- PDAs
- MP3 Players
- WLAN
- Portable Instruments
- Digital Still Cameras
- Portable Hard Disk Drives

### TYPICAL APPLICATION CIRCUITS




Figure 1. Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2006–2013, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.




Figure 2. Typical Application Circuit for ADJ Version

#### PIN DIAGRAM




Figure 3. Top View  
WSON-8 Package  
Package Number NGQ0008A

#### PIN DESCRIPTIONS (8-Lead WSON)

| Pin No. | Name | Description                                                                                                                                                                                                                                               |
|---------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1       | PGND | Power Ground Pin.                                                                                                                                                                                                                                         |
| 2       | SW   | Switching node connection to the internal PFET switch and NFET synchronous rectifier.                                                                                                                                                                     |
| 3       | MODE | Mode Control Pin: > 1.0V selects continuous PWM mode ; <0.4V selects Auto (PFM-PWM) mode. Do not leave this pin floating.                                                                                                                                 |
| 4       | FB   | Feedback analog input. Connect directly to the output filter capacitor for fixed voltage versions. For adjustable version external resistor dividers are required (see Figure 2). The internal resistor dividers are disabled for the adjustable version. |
| 5       | EN   | Enable pin. The device is in shutdown mode when voltage to this pin is <0.4V and enabled when >1.0V. Do not leave this pin floating.                                                                                                                      |
| 6       | NC   | Not Connected. Leave Pin Floating. Do Not Connect to other pins                                                                                                                                                                                           |
| 7       | SGND | Signal Ground Pin.                                                                                                                                                                                                                                        |
| 8       | VIN  | Power Supply input. Connect to the input filter capacitor (see Figure 1).                                                                                                                                                                                 |

## ORDERING INFORMATION<sup>(1)(2)</sup>

| LM3676 (8-Lead WSON) |                    |
|----------------------|--------------------|
| Ordering Information | Voltage Option (V) |
| LM3676SD-1.5         | 1.5                |
| LM3676SDX-1.5        |                    |
| LM3676SD-1.5/NOPB    |                    |
| LM3676SDX-1.5/NOPB   |                    |
| LM3676SD-1.8         | 1.8                |
| LM3676SDX-1.8        |                    |
| LM3676SD-1.8/NOPB    |                    |
| LM3676SDX-1.8/NOPB   |                    |
| LM3676SD-3.3         | 3.3                |
| LM3676SDX-3.3        |                    |
| LM3676SD-3.3/NOPB    |                    |
| LM3676SDX-3.3/NOPB   |                    |
| LM3676SD-ADJ         | Adjustable         |
| LM3676SDX-ADJ        |                    |
| LM3676SD-ADJ/NOPB    |                    |
| LM3676SDX-ADJ/NOPB   |                    |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).
- (2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

## Absolute Maximum Ratings<sup>(1)(2)</sup>

|                                               |                  |                                        |
|-----------------------------------------------|------------------|----------------------------------------|
| V <sub>IN</sub> Pin: Voltage to GND           |                  | –0.2V to 6.0V                          |
| FB, SW, EN, Mode Pin:                         |                  | (GND–0.2V) to (V <sub>IN</sub> + 0.2V) |
| Continuous Power Dissipation <sup>(3)</sup>   |                  | Internally Limited                     |
| Junction Temperature (T <sub>J-MAX</sub> )    |                  | +125°C                                 |
| Storage Temperature Range                     |                  | –65°C to +150°C                        |
| Maximum Lead Temperature (Soldering, 10 sec.) |                  | 260°C                                  |
| ESD Rating <sup>(4)</sup>                     | Human Body Model | 2 kV                                   |
|                                               | Machine Model    | 200V                                   |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings may not imply performance limits. For performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (3) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub> = 150°C (typ.) and disengages at T<sub>J</sub> = 130°C (typ.).
- (4) The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

## Operating Ratings<sup>(1) (2)</sup>

|                                                            |                 |
|------------------------------------------------------------|-----------------|
| Input Voltage Range                                        | 2.9V to 5.5V    |
| Recommended Load Current                                   | 0mA to 600 mA   |
| Junction Temperature (T <sub>J</sub> ) Range               | –30°C to +125°C |
| Ambient Temperature (T <sub>A</sub> ) Range <sup>(3)</sup> | –30°C to +85°C  |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings may not imply performance limits. For performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) In Applications where high power dissipation and/or poor package resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX</sub>), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>) and the junction to ambient thermal resistance of the package (θ<sub>JA</sub>) in the application, as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX</sub> – (θ<sub>JA</sub> × P<sub>D-MAX</sub>). Refer to Dissipation rating table for P<sub>D-MAX</sub> values at different ambient temperatures.

## Thermal Properties

|                                                                                            |        |
|--------------------------------------------------------------------------------------------|--------|
| Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) for 4 layer board <sup>(1)</sup> | 56°C/W |
|--------------------------------------------------------------------------------------------|--------|

- (1) Junction to ambient thermal resistance (θ<sub>JA</sub>) is highly application and board layout dependent. In applications where high power dissipation exists, special care must be given to thermal dissipation issues in board design. Specified value of 130 °C/W for WSON is based on a 4 layer, 4" x 3", 2/1/1/2 oz. Cu board as per JEDEC standards is used.

## Electrical Characteristics<sup>(1) (2) (3)</sup>

Limits in standard typeface are for T<sub>J</sub> = 25°C. Limits in **boldface** type apply over the full operating junction temperature range (–30°C ≤ T<sub>J</sub> ≤ +125°C). Unless otherwise noted, specifications apply to the LM3676SD with V<sub>IN</sub> = 3.6V

| Symbol                  | Parameter                                     | Test Conditions                                                                    | Min        | Typ    | Max         | Unit |
|-------------------------|-----------------------------------------------|------------------------------------------------------------------------------------|------------|--------|-------------|------|
| V <sub>FB</sub>         | Feedback Voltage (Fixed / Adj) <sup>(4)</sup> |                                                                                    | <b>–4</b>  |        | <b>+4</b>   | %    |
|                         | Line Regulation                               | 2.9V ≤ V <sub>IN</sub> ≤ 5.5V<br>I <sub>O</sub> = 10 mA                            |            | 0.031  |             | %/V  |
|                         | Load Regulation                               | 100 mA ≤ I <sub>O</sub> ≤ 600 mA<br>V <sub>IN</sub> = 3.6V                         |            | 0.0013 |             | %/mA |
| V <sub>REF</sub>        | Internal Reference Voltage                    |                                                                                    |            | 0.5    |             | V    |
| I <sub>SHDN</sub>       | Shutdown Supply Current                       | EN = 0V                                                                            |            | 0.01   | <b>2</b>    | μA   |
| I <sub>Q</sub>          | DC Bias Current into V <sub>IN</sub>          | No load, device is not switching (FB forced higher than programmed output voltage) |            | 16     | <b>35</b>   | μA   |
| R <sub>DS(on) (P)</sub> | Pin-Pin Resistance for PFET                   |                                                                                    |            | 380    | 500         | mΩ   |
| R <sub>DS(on) (N)</sub> | Pin-Pin Resistance for NFET                   |                                                                                    |            | 250    | 400         | mΩ   |
| I <sub>LIM</sub>        | Switch Peak Current Limit <sup>(5)</sup>      | Open Loop                                                                          | <b>830</b> | 1020   | <b>1200</b> | mA   |
| V <sub>IH</sub>         | Logic High Input for EN and Mode Pin          |                                                                                    | <b>1.0</b> |        |             | V    |
| V <sub>IL</sub>         | Logic Low Input for EN and Mode Pin           |                                                                                    |            |        | <b>0.4</b>  | V    |
| I <sub>EN</sub>         | Enable (EN) Input Current                     |                                                                                    |            | 0.01   | <b>1</b>    | μA   |
| I <sub>Mode</sub>       | Mode Pin Input Current                        |                                                                                    |            | 0.01   | <b>1</b>    | μA   |
| F <sub>OSC</sub>        | Internal Oscillator Frequency                 | PWM Mode                                                                           | <b>1.6</b> | 2      | <b>2.6</b>  | MHz  |

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Min and Max limits are specified by design, test or statistical analysis. Typical numbers represent the most likely norm.
- (3) The parameters in the electrical characteristic table are tested at V<sub>IN</sub> = 3.6V unless otherwise specified. For performance over the input voltage range refer to datasheet curves.
- (4) Test condition: for V<sub>OUT</sub> less than 2.5V, V<sub>IN</sub> = 3.6V; for V<sub>OUT</sub> greater than or equal to 2.5V, V<sub>IN</sub> = V<sub>OUT</sub> + 1V.
- (5) Refer to datasheet curves for closed loop data and its variation with regards to supply voltage and temperature. Electrical Characteristic table reflects open loop data (FB=0V and current drawn from SW pin ramped up until cycle by cycle current limit is activated). Closed loop current limit is the peak inductor current measured in the application circuit by increasing output current until output voltage drops by 10%.

## Dissipation Ratings

| θ <sub>JA</sub>                                         | T <sub>A</sub> ≤ 25°C<br>Power Rating | T <sub>A</sub> = 60°C<br>Power Rating | T <sub>A</sub> = 85°C<br>Power Rating |
|---------------------------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 56°C/W (4 layer board) 8 Lead non-pullback WSON package | 1.78W                                 | 1.16W                                 | 714mW                                 |

## BLOCK DIAGRAM










Figure 4. Simplified Functional Diagram

## Typical Performance Characteristics

Circuit of LM3676,  $V_{IN} = 3.6V$ ,  $V_{OUT} = 1.5V$ ,  $T_A = 25^\circ C$ , unless otherwise noted.



## Typical Performance Characteristics (continued)

Circuit of LM3676,  $V_{IN} = 3.6V$ ,  $V_{OUT} = 1.5V$ ,  $T_A = 25^\circ C$ , unless otherwise noted.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.

## Typical Performance Characteristics (continued)

Circuit of LM3676,  $V_{IN} = 3.6V$ ,  $V_{OUT} = 1.5V$ ,  $T_A = 25^\circ C$ , unless otherwise noted.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.





Figure 22.




## Typical Performance Characteristics (continued)


Circuit of LM3676,  $V_{IN} = 3.6V$ ,  $V_{OUT} = 1.5V$ ,  $T_A = 25^\circ C$ , unless otherwise noted.



**Figure 23.**



**Figure 24.**



**Figure 25.**

## OPERATION DESCRIPTION

### DEVICE INFORMATION

The LM3676, a high efficiency step down DC-DC switching buck converter, delivers a constant voltage from a single Li-Ion battery and input voltage rails from 2.9V to 5.5V to portable devices such as cell phones and PDAs. Using a voltage mode architecture with synchronous rectification, the LM3676 has the ability to deliver up to 600 mA depending on the input voltage, output voltage, ambient temperature and the inductor chosen.

There are three modes of operation depending on the current required and Mode pin - PWM (Pulse Width Modulation), PFM (Pulse Frequency Modulation), and shutdown. The device operates in PWM mode if the load current > 80 mA or when the Mode pin is set high. When the mode pin is set low, Auto mode, lighter load current causes the device to automatically switch into PFM for reduced current consumption ( $I_Q = 16 \mu\text{A}$  typ) and prolong battery life. Shutdown mode turns off the device, offering the lowest current consumption ( $I_{\text{SHUTDOWN}} = 0.01 \mu\text{A}$  typ).

Additional features include soft-start, under voltage protection, current overload protection, and thermal shutdown protection. As shown in [Figure 1](#), only three external power components are required for implementation.

The part uses an internal reference voltage of 0.5V. It is recommended to keep the part in shutdown until the input voltage is 2.9V or higher.

### CIRCUIT OPERATION

During the first portion of each switching cycle, the control block in the LM3676 turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of  $(V_{\text{IN}} - V_{\text{OUT}})/L$ , by storing energy in a magnetic field.

During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of  $-V_{\text{OUT}}/L$ .

The output filter stores charge when the inductor current is high, and releases it when inductor current is low, smoothing the voltage across the load.

The output voltage is regulated by modulating the PFET switch on time to control the average current sent to the load. The effect is identical to sending a duty-cycle modulated rectangular wave formed by the switch and synchronous rectifier at the SW pin to a low-pass filter formed by the inductor and output filter capacitor. The output voltage is equal to the average voltage at the SW pin.


### MODE PIN

Setting the Mode pin low (<0.4V) places the LM3676 in Auto mode. During Auto mode the device automatically switches between PFM-PWM depending on the load. Setting Mode high (>1.0V) places the part in Forced PWM. The part is in forced PWM regardless of the load. Do not leave the Mode pin floating.

### PWM OPERATION

During PWM operation the converter operates as a voltage-mode controller with input voltage feed forward. This allows the converter to achieve good load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage is introduced.

While in PWM mode, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control power to the load. At the beginning of each clock cycle the PFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator can also turn off the switch in case the current limit of the PFET is exceeded. Then the NFET switch is turned on and the inductor current ramps down. The next cycle is initiated by the clock turning off the NFET and turning on the PFET.



**Figure 26. Typical PWM Operation**

### Internal Synchronous Rectification

While in PWM mode, the LM3676 uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

### Current Limiting


A current limit feature allows the LM3676 to protect itself and external components during overload conditions. PWM mode implements current limiting using an internal comparator that trips at 1020 mA (typ). If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold. This allows the inductor current more time to decay, thereby preventing runaway.

### PFM OPERATION

At very light load, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

The part automatically transitions into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

- A. The NFET current reaches zero.
- B. The peak PMOS switch current drops below the  $I_{MODE}$  level, (Typically  $I_{MODE} < 30\text{mA} + V_{IN}/42 \Omega$ ).




**Figure 27. Typical PFM Operation**

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between ~0.6% and ~1.7% above the nominal PWM output voltage. If the output voltage is below the 'high' PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage reaches the 'high' PFM threshold or the peak current exceeds the  $I_{PFM}$  level set for PFM mode. The typical peak current in PFM mode is:  $I_{PFM} = 112\text{mA} + V_{IN}/27\Omega$ .

Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see Figure 28), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this 'sleep' mode is 16µA (typ), which allows the part to achieve high efficiency under extremely light load conditions.

If the load current should increase during PFM mode (see Figure 28) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode. When  $V_{IN} = 2.9\text{V}$  the part transitions from PWM to PFM mode at ~35mA output current and from PFM to PWM mode at ~85mA, when  $V_{IN} = 3.6\text{V}$ , PWM to PFM transition happens at ~50mA and PFM to PWM transition happens at ~100mA, when  $V_{IN} = 4.5\text{V}$ , PWM to PFM transition happens at ~65mA and PFM to PWM transition happens at ~115mA.



**Figure 28. Operation in PFM Mode and Transfer to PWM Mode**

## SHUTDOWN MODE

Setting the EN input pin low (<0.4V) places the LM3676 in shutdown mode. During shutdown the PFET switch, NFET switch, reference, control and bias circuitry of the LM3676 are turned off. Setting EN high (>1.0V) enables normal operation. It is recommended to set EN pin low to turn off the LM3676 during system power up and undervoltage conditions when the supply is less than 2.9V. Do not leave the EN pin floating.

## SOFT START

The LM3676 has a soft-start circuit that limits in-rush current during start-up. During start-up the switch current limit is increased in steps. Soft start is activated only if EN goes from logic low to logic high after Vin reaches 2.9V. Soft start is implemented by increasing switch current limit in steps of 70mA, 140mA, 280mA and 1020mA (typical switch current limit). The start-up time thereby depends on the output capacitor and load current demanded at start-up. Typical start-up times with a 10μF output capacitor and 300mA load is 400μs and with 1mA load is 275μs.

## LDO - LOW DROP OUT OPERATION

The LM3676-ADJ can operate at 100% duty cycle (no switching; PMOS switch completely on) for low drop out support of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage. When the device operates near 100% duty cycle, output voltage ripple is approximately 25 mV.

The minimum input voltage needed to support the output voltage is

$$V_{IN, MIN} = I_{LOAD} * (R_{DS(on) (P)} + R_{INDUCTOR}) + V_{OUT}$$

$I_{LOAD}$  = Load current

$R_{DS(on) (P)}$  = Drain to source resistance of PFET switch in the triode region

$R_{INDUCTOR}$  = Inductor resistance

## APPLICATION INFORMATION

### OUTPUT VOLTAGE SELECTION FOR LM3676-ADJ

The output voltage of the adjustable parts can be programmed through the resistor network connected from  $V_{OUT}$  to FB, then to GND.  $V_{OUT}$  is adjusted to make the voltage at FB equal to 0.5V. The resistor from FB to GND (R2) should be 200 k $\Omega$  to keep the current drawn through this network well below the 16  $\mu$ A quiescent current level (PFM mode) but large enough that it is not susceptible to noise. If R2 is 200 k $\Omega$ , and  $V_{FB}$  is 0.5V, the current through the resistor feedback network will be 2.5  $\mu$ A. The output voltage of the adjustable parts ranges from 1.1V to 3.3V.

The formula for output voltage selection is:

$$V_{OUT} = V_{FB} * \left(1 + \frac{R1}{R2}\right) \quad (1)$$

- $V_{OUT}$ : output voltage (volts)
- $V_{FB}$ : feedback voltage = 0.5V
- R1: feedback resistor from  $V_{OUT}$  to FB
- R2: feedback resistor from FB to GND

For any output voltage greater than or equal to 1.1V, a zero must be added around 45 kHz for stability. The formula for calculation of C1 is:

$$C1 = \frac{1}{(2 * \pi * R1 * 45 \text{ kHz})} \quad (2)$$

For output voltages higher than 2.5V, a pole must be placed at 45 kHz as well. If the pole and zero are at the same frequency the formula for calculation of C2 is:

$$C2 = \frac{1}{(2 * \pi * R2 * 45 \text{ kHz})} \quad (3)$$

The formula for location of zero and pole frequency created by adding C1 and C2 is given below. By adding C1, a zero as well as a higher frequency pole is introduced.

$$F_z = \frac{1}{(2 * \pi * R1 * C1)} \quad (4)$$

$$F_p = \frac{1}{2 * \pi * (R1 \parallel R2) * (C1 + C2)} \quad (5)$$

See [Table 1](#).

**Table 1. LM3676-ADJ Configurations For Various  $V_{OUT}$  (Circuit of [Figure 2](#))**

| $V_{OUT}(V)$ | R1(k $\Omega$ ) | R2 (k $\Omega$ ) | C1 (pF) | C2 (pF) | L ( $\mu$ H) | C <sub>IN</sub> ( $\mu$ F) | C <sub>OUT</sub> ( $\mu$ F) |
|--------------|-----------------|------------------|---------|---------|--------------|----------------------------|-----------------------------|
| 1.1          | 240             | 200              | 15      | none    | 2.2          | 4.7                        | 10                          |
| 1.2          | 280             | 200              | 12      | none    | 2.2          | 4.7                        | 10                          |
| 1.3          | 320             | 200              | 12      | none    | 2.2          | 4.7                        | 10                          |
| 1.5          | 357             | 178              | 10      | none    | 2.2          | 4.7                        | 10                          |
| 1.6          | 442             | 200              | 8.2     | none    | 2.2          | 4.7                        | 10                          |
| 1.7          | 432             | 178              | 8.2     | none    | 2.2          | 4.7                        | 10                          |
| 1.8          | 464             | 178              | 8.2     | none    | 2.2          | 4.7                        | 10                          |
| 1.875        | 523             | 191              | 6.8     | none    | 2.2          | 4.7                        | 10                          |
| 2.5          | 402             | 100              | 8.2     | none    | 2.2          | 4.7                        | 10                          |
| 2.8          | 464             | 100              | 8.2     | 33      | 2.2          | 4.7                        | 10                          |
| 3.3          | 562             | 100              | 6.8     | 33      | 2.2          | 4.7                        | 10                          |

## INDUCTOR SELECTION

There are two main considerations when choosing an inductor: the inductor should not saturate, and the inductor current ripple should be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested from the manufacturer. **The minimum value of inductance to ensure good performance is 1.76µH at  $I_{LIM}$  (typ) dc current over the ambient temperature range.** Shielded inductors radiate less noise and should be preferred.

There are two methods to choose the inductor saturation current rating.

### Method 1:

The saturation current should be greater than the sum of the maximum load current and the worst case average to peak inductor current. This can be written as

$$I_{SAT} > I_{OUTMAX} + I_{RIPPLE}$$

$$\text{where } I_{RIPPLE} = \left( \frac{V_{IN} - V_{OUT}}{2 * L} \right) * \left( \frac{V_{OUT}}{V_{IN}} \right) * \left( \frac{1}{f} \right) \quad (6)$$

- $I_{RIPPLE}$ : average to peak inductor current
- $I_{OUTMAX}$ : maximum load current (600mA)
- $V_{IN}$ : maximum input voltage in application
- $L$ : min inductor value including worst case tolerances (30% drop can be considered for method 1)
- $f$ : minimum switching frequency (1.6Mhz)
- $V_{OUT}$ : output voltage

### Method 2:

A more conservative and recommended approach is to choose an inductor that has a saturation current rating greater than the maximum current limit of 1200mA.

A 2.2 µH inductor with a saturation current rating of at least 1200 mA is recommended for most applications. The inductor's resistance should be less than 0.3Ω for good efficiency. [Table 2](#) lists suggested inductors and suppliers. For low-cost applications, an unshielded bobbin inductor could be considered. For noise critical applications, a toroidal or shielded-bobbin inductor should be used. A good practice is to lay out the board with overlapping footprints of both types for design flexibility. This allows substitution of a low-noise shielded inductor, in the event that noise from low-cost bobbin models is unacceptable.

**Table 2. Suggested Inductors and Their Suppliers**

| Model         | Vendor    | Dimensions LxWxH (mm) | D.C.R (max) |
|---------------|-----------|-----------------------|-------------|
| DO3314-222MX  | Coilcraft | 3.3 x 3.3 x 1.4       | 200 mΩ      |
| LPO3310-222MX | Coilcraft | 3.3 x 3.3 x 1.0       | 150 mΩ      |
| ELL5GM2R2N    | Panasonic | 5.2 x 5.2 x 1.5       | 53 mΩ       |
| CDRH2D14-2R2  | Sumida    | 3.2 x 3.2 x 1.55      | 94 mΩ       |

## INPUT CAPACITOR SELECTION

A ceramic input capacitor of 4.7 µF, 6.3V is sufficient for most applications. Place the input capacitor as close as possible to the  $V_{IN}$  pin of the device. A larger value may be used for improved input voltage filtering. Use X7R or X5R types; do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. **The minimum input capacitance to ensure good performance is 2.2µF at 3V dc bias; 1.5µF at 5V dc bias including tolerances and over ambient temperature range.** The input filter capacitor supplies current to the PFET switch of the LM3676 in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select a capacitor with sufficient ripple current rating. The input current ripple can be calculated as:

$$I_{RMS} = I_{OUTMAX} * \sqrt{\frac{V_{OUT}}{V_{IN}} * \left(1 - \frac{V_{OUT}}{V_{IN}} + \frac{r^2}{12}\right)}$$

$$r = \frac{(V_{IN} - V_{OUT}) * V_{OUT}}{L * f * I_{OUTMAX} * V_{IN}}$$

The worst case is when  $V_{IN} = 2 * V_{OUT}$

(7)

## OUTPUT CAPACITOR SELECTION

A ceramic output capacitor of 10  $\mu$ F, 6.3V is sufficient for most applications. Use X7R or X5R types; do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. DC bias characteristics vary from manufacturer to manufacturer and dc bias curves should be requested from them as part of the capacitor selection process.

**The minimum output capacitance to ensure good performance is 5.75 $\mu$ F at 1.8V dc bias including tolerances and over ambient temperature range.** The output filter capacitor smoothes out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions.

The output voltage ripple is caused by the charging and discharging of the output capacitor and by the  $R_{ESR}$  and can be calculated as:

Voltage peak-to-peak ripple due to capacitance can be expressed as follow:

$$V_{PP-C} = \frac{I_{RIPPLE}}{4 * f * C}$$

(8)

Voltage peak-to-peak ripple due to ESR can be expressed as follow:

$$V_{PP-ESR} = (2 * I_{RIPPLE}) * R_{ESR}$$

Because these two components are out of phase the rms (root mean squared) value can be used to get an approximate value of peak-to-peak ripple.

The peak-to-peak ripple voltage, rms value can be expressed as follow:

$$V_{PP-RMS} = \sqrt{V_{PP-C}^2 + V_{PP-ESR}^2}$$

(9)

Note that the output voltage ripple is dependent on the inductor current ripple and the equivalent series resistance of the output capacitor ( $R_{ESR}$ ).

The  $R_{ESR}$  is frequency dependent (as well as temperature dependent); make sure the value used for calculations is at the switching frequency of the part.

**Table 3. Suggested Capacitors and Their Suppliers**


| Model                                                | Type         | Vendor      | Voltage Rating | Case Size<br>Inch (mm) |
|------------------------------------------------------|--------------|-------------|----------------|------------------------|
| <b>4.7 <math>\mu</math>F for <math>C_{IN}</math></b> |              |             |                |                        |
| C2012X5R0J475K                                       | Ceramic, X5R | TDK         | 6.3V           | 0805 (2012)            |
| JMK212BJ475K                                         | Ceramic, X5R | Taiyo-Yuden | 6.3V           | 0805 (2012)            |
| GRM21BR60J475K                                       | Ceramic, X5R | Murata      | 6.3V           | 0805 (2012)            |
| C1608X5R0J475K                                       | Ceramic, X5R | TDK         | 6.3V           | 0603 (1608)            |
| <b>10 <math>\mu</math>F for <math>C_{OUT}</math></b> |              |             |                |                        |
| GRM21BR60J106K                                       | Ceramic, X5R | Murata      | 6.3V           | 0805 (2012)            |
| JMK212BJ106K                                         | Ceramic, X5R | Taiyo-Yuden | 6.3V           | 0805 (2012)            |
| C2012X5R0J106K                                       | Ceramic, X5R | TDK         | 6.3V           | 0805 (2012)            |
| C1608X5R0J106K                                       | Ceramic, X5R | TDK         | 6.3V           | 0603 (1608)            |



## BOARD LAYOUT CONSIDERATIONS

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter IC, resulting in poor regulation or instability.

Good layout for the LM3676 can be implemented by following a few simple design rules below. See [Figure 29](#) for top layer board layout.



**Figure 29. Top Layer of Board Layout for LM3676**

1. Place the LM3676, inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Special care must be given to place the input filter capacitor very close to the  $V_{IN}$  and GND pin.
2. Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor through the LM3676 and inductor to the output filter capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled up from ground through the LM3676 by the inductor to the output filter capacitor and then back through ground forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
3. Connect the ground pins of the LM3676 and filter capacitors together using generous component-side copper fill as a pseudo-ground plane. Then, connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the LM3676 by giving it a low-impedance ground connection. Connect SGND to PGND at one single point within the board layout.
4. Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces.

5. *Route noise sensitive traces, such as the voltage feedback path, away from noisy traces between the power components.* The voltage feedback trace must remain close to the LM3676 circuit and should be direct but should be routed opposite to noisy components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace. A good approach is to route the feedback trace on another layer and to have a ground plane between the top layer and layer on which the feedback trace is routed. In the same manner for the adjustable part it is desired to have the feedback dividers on the bottom layer.
6. *Place noise sensitive circuitry, such as radio IF blocks, away from the DC-DC converter, CMOS digital blocks and other noisy circuitry.* Interference with noise-sensitive circuitry in the system can be reduced through distance.

In mobile phones, for example, a common practice is to place the DC-DC converter on one corner of the board, arrange the CMOS digital circuitry around it (since this also generates noise), and then place sensitive preamplifiers and IF stages on the diagonally opposing corner. Often, the sensitive circuitry is shielded with a metal pan and power to it is post-regulated to reduce conducted noise, using low-dropout linear regulators.

## REVISION HISTORY

### Changes from Revision B (April 2013) to Revision C

**Page**

- Changed layout of National Data Sheet to TI format ..... [18](#)

## PACKAGING INFORMATION

| Orderable Device  | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|-------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| LM3676SD-1.8/NOPB | ACTIVE        | WSO          | NGQ                | 8    | 1000           | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -30 to 85    | S009B                   | <a href="#">Samples</a> |
| LM3676SD-3.3/NOPB | ACTIVE        | WSO          | NGQ                | 8    | 1000           | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -30 to 85    | S010B                   | <a href="#">Samples</a> |
| LM3676SD-ADJ/NOPB | ACTIVE        | WSO          | NGQ                | 8    | 1000           | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -30 to 85    | S008B                   | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




www.ti.com

## PACKAGE OPTION ADDENDUM

6-Feb-2020

---


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LM3676SD-1.8/NOPB | WSO          | NGQ             | 8    | 1000 | 178.0              | 12.4               | 3.3     | 3.3     | 1.0     | 8.0     | 12.0   | Q1            |
| LM3676SD-3.3/NOPB | WSO          | NGQ             | 8    | 1000 | 178.0              | 12.4               | 3.3     | 3.3     | 1.0     | 8.0     | 12.0   | Q1            |
| LM3676SD-ADJ/NOPB | WSO          | NGQ             | 8    | 1000 | 178.0              | 12.4               | 3.3     | 3.3     | 1.0     | 8.0     | 12.0   | Q1            |


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM3676SD-1.8/NOPB | WSON         | NGQ             | 8    | 1000 | 210.0       | 185.0      | 35.0        |
| LM3676SD-3.3/NOPB | WSON         | NGQ             | 8    | 1000 | 210.0       | 185.0      | 35.0        |
| LM3676SD-ADJ/NOPB | WSON         | NGQ             | 8    | 1000 | 210.0       | 185.0      | 35.0        |


NGQ0008A



# PACKAGE OUTLINE

## WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4214922/A 03/2018

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# EXAMPLE BOARD LAYOUT


NGQ0008A

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE:20X



**SOLDER MASK DETAILS**

4214922/A 03/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

NGQ0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 9:  
82% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4214922/A 03/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated