

LM2700Q 600kHz/1.25MHz, 2.5A, Step-up PWM DC/DC Converter

Check for Samples: [LM2700Q](#)

FEATURES

- AEC-Q100 Grade 2 Qualified (-40°C to +105°C)
- 3.6A, 0.08Ω, Internal Switch
- Operating Input Voltage Range of 2.2V to 12V
- Input Undervoltage Protection
- Adjustable Output Voltage up to 17.5V
- 600kHz/1.25MHz Pin Selectable Frequency Operation
- Over Temperature Protection
- Small 14-Lead TSSOP or WSON Package

APPLICATIONS

- LCD Bias Supplies
- Handheld Devices
- Portable Applications
- GSM/CDMA Phones
- Digital Cameras

DESCRIPTION

The LM2700Q is a step-up DC/DC converter with a 3.6A, 80mΩ internal switch and pin selectable operating frequency. With the ability to produce 500mA at 8V from a single Lithium Ion battery, the LM2700Q is an ideal part for biasing LCD displays. The LM2700Q can be operated at switching frequencies of 600kHz and 1.25MHz allowing for easy filtering and low noise. An external compensation pin gives the user flexibility in setting frequency compensation, which makes possible the use of small, low ESR ceramic capacitors at the output. The LM2700Q features continuous switching at light loads and operates with a switching quiescent current of 2.0mA at 600kHz and 3.0mA at 1.25MHz. The LM2700Q is available in a low profile 14-lead TSSOP package or a 14-lead WSON package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2012–2013, Texas Instruments Incorporated

Typical Application Circuit




Figure 1. 600 kHz Operation

Connection Diagram





Figure 2. 14-Lead TSSOP
Top View

PIN DESCRIPTION

Pin	Name	Function
1	V _C	Compensation network connection. Connected to the output of the voltage error amplifier.
2	FB	Output voltage feedback input.
3	SHDN	Shutdown control input, active low.
4	AGND	Analog ground.
5	PGND	Power ground. PGND pins must be connected together directly at the part.
6	PGND	Power ground. PGND pins must be connected together directly at the part.
7	PGND	Power ground. PGND pins must be connected together directly at the part.
8	SW	Power switch input. Switch connected between SW pins and PGND pins.
9	SW	Power switch input. Switch connected between SW pins and PGND pins.
10	SW	Power switch input. Switch connected between SW pins and PGND pins.
11	NC	Pin not connected internally.
12	V _{IN}	Analog power input.
13	FSLCT	Switching frequency select input. V _{IN} = 1.25MHz. Ground = 600kHz.
14	NC	Connect to ground.

Block Diagram



Detailed Description

The LM2700Q utilizes a PWM control scheme to regulate the output voltage over all load conditions. The operation can best be understood referring to the block diagram and Figure 16 of the Operation section. At the start of each cycle, the oscillator sets the driver logic and turns on the NMOS power device conducting current through the inductor, cycle 1 of Figure 16 (a). During this cycle, the voltage at the V_C pin controls the peak inductor current. The V_C voltage will increase with larger loads and decrease with smaller. This voltage is compared with the summation of the SW voltage and the ramp compensation. The ramp compensation is used in PWM architectures to eliminate the sub-harmonic oscillations that occur during duty cycles greater than 50%. Once the summation of the ramp compensation and switch voltage equals the V_C voltage, the PWM comparator resets the driver logic turning off the NMOS power device. The inductor current then flows through the schottky diode to the load and output capacitor, cycle 2 of Figure 16 (b). The NMOS power device is then set by the oscillator at the end of the period and current flows through the inductor once again.

The LM2700Q has dedicated protection circuitry running during normal operation to protect the IC. The Thermal Shutdown circuitry turns off the NMOS power device when the die temperature reaches excessive levels. The UVP comparator protects the NMOS power device during supply power startup and shutdown to prevent operation at voltages less than the minimum input voltage. The OVP comparator is used to prevent the output voltage from rising at no loads allowing full PWM operation over all load conditions. The LM2700Q also features a shutdown mode decreasing the supply current to 5μA.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾⁽²⁾

V _{IN}		12V
SW Voltage		18V
FB Voltage		7V
V _C Voltage		0.965V ≤ V _C ≤ 1.565V
SHDN Voltage ⁽³⁾		7V
FSLCT ⁽³⁾		12V
Maximum Junction Temperature		150°C
Power Dissipation ⁽⁴⁾		Internally Limited
Lead Temperature		300°C
Vapor Phase (60 sec.)		215°C
Infrared (15 sec.)		220°C
ESD Susceptibility ⁽⁵⁾	Human Body Model	2kV
	Machine Model	200V

- (1) Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be ensured. For ensured specifications and test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) This voltage should never exceed V_{IN} .
- (4) The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J(MAX)$, the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . See the Electrical Characteristics table for the thermal resistance. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_D(MAX) = (T_J(MAX) - T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.
- (5) The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

Operating Conditions

Operating Junction Temperature Range ⁽¹⁾	-40°C to +105°C
Storage Temperature	-65°C to +150°C
Supply Voltage	2.2V to 12V
SW Voltage	17.5V

- (1) All limits ensured at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% tested or specified through statistical analysis. All limits at temperature extremes are ensured via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Electrical Characteristics

Specifications in standard type face are for $T_J = 25^\circ\text{C}$ and those with **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$) Unless otherwise specified. $V_{IN} = 2.2V$ and $I_L = 0A$, unless otherwise specified.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
I_Q	Quiescent Current	FB = 2.2V (Not Switching) FSLCT = 0V		1.2	2	mA
		FB = 2.2V (Not Switching) FSLCT = V_{IN}		1.3	2	mA
		$\overline{V_{SHDN}} = 0V$		5	20	μA
V_{FB}	Feedback Voltage		1.2285	1.26	1.2915	V
$I_{CL}^{(3)}$	Switch Current Limit	$V_{IN} = 2.7V^{(4)}$	2.55	3.6	4.3	A
$\%V_{FB}/\Delta V_{IN}$	Feedback Voltage Line Regulation	$2.2V \leq V_{IN} \leq 12.0V$		0.02	0.07	%/V

- (1) All limits ensured at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% tested or specified through statistical analysis. All limits at temperature extremes are ensured via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
- (2) Typical numbers are at 25°C and represent the most likely norm.
- (3) Duty cycle affects current limit due to ramp generator.
- (4) Current limit at 0% duty cycle. See [TYPICAL PERFORMANCE](#) section for Switch Current Limit vs. V_{IN}

Electrical Characteristics (continued)

Specifications in standard type face are for $T_J = 25^\circ\text{C}$ and those with **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$) Unless otherwise specified. $V_{IN} = 2.2\text{V}$ and $I_L = 0\text{A}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
I_B	FB Pin Bias Current ⁽⁵⁾			0.5	40	nA
V_{IN}	Input Voltage Range		2.2		12	V
g_m	Error Amp Transconductance	$\Delta I = 5\mu\text{A}$	40	155	290	μmho
A_V	Error Amp Voltage Gain			135		V/V
D_{MAX}	Maximum Duty Cycle	FSLCT = Ground	78	85		%
D_{MIN}	Minimum Duty Cycle	FSLCT = Ground		15		%
		FSLCT = V_{IN}		30		
f_S	Switching Frequency	FSLCT = Ground	480	600	720	kHz
		FSLCT = V_{IN}	1	1.25	1.5	MHz
I_{SHDN}	Shutdown Pin Current	$V_{SHDN} = V_{IN}$		0.008	1	μA
		$V_{SHDN} = 0\text{V}$		-0.5	-1	
I_L	Switch Leakage Current	$V_{SW} = 18\text{V}$		0.02	20	μA
$R_{DS(on)}$	Switch $R_{DS(on)}$ ⁽⁶⁾	$V_{IN} = 2.7\text{V}$, $I_{SW} = 2\text{A}$		80	150	m Ω
Th_{SHDN}	$\overline{\text{SHDN}}$ Threshold	Output High	0.9	0.6		V
		Output Low		0.6	0.3	V
UVP	On Threshold		1.95	2.05	2.2	V
	Off Threshold		1.85	1.95	2.1	V
θ_{JA}	Thermal Resistance ⁽⁷⁾	TSSOP, package only		150		$^\circ\text{C/W}$
		WSON, package only		45		

(5) Bias current flows into FB pin.

(6) Does not include the bond wires. Measured directly at the die.

(7) Refer to for more detailed thermal information and mounting techniques for the WSON and TSSOP packages.

Typical Performance Characteristics




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.










Figure 8.

Typical Performance Characteristics (continued)



Typical Performance Characteristics (continued)




Figure 15.




Figure .

OPERATION




Figure 16. Simplified Boost Converter Diagram
(a) First Cycle of Operation (b) Second Cycle Of Operation

CONTINUOUS CONDUCTION MODE

The LM2700Q is a current-mode, PWM boost regulator. A boost regulator steps the input voltage up to a higher output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the boost regulator operates in two cycles.

In the first cycle of operation, shown in [Figure 16 \(a\)](#), the transistor is closed and the diode is reverse biased. Energy is collected in the inductor and the load current is supplied by C_{OUT} .

The second cycle is shown in [Figure 16 \(b\)](#). During this cycle, the transistor is open and the diode is forward biased. The energy stored in the inductor is transferred to the load and output capacitor.

The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as:

$$V_{OUT} = \frac{V_{IN}}{1-D}, D' = (1-D) = \frac{V_{IN}}{V_{OUT}}$$

where

- D is the duty cycle of the switch
 - D and D' will be required for design calculations
- (1)

SETTING THE OUTPUT VOLTAGE

The output voltage is set using the feedback pin and a resistor divider connected to the output as shown in [Figure 18](#). The feedback pin voltage is 1.26V, so the ratio of the feedback resistors sets the output voltage according to the following equation:

$$R_{FB1} = R_{FB2} \times \frac{V_{OUT} - 1.26}{1.26} \Omega$$

(2)

INTRODUCTION TO COMPENSATION




Figure 17. (a) Inductor current. (b) Diode current.

The LM2700Q is a current mode PWM boost converter. The signal flow of this control scheme has two feedback loops, one that senses switch current and one that senses output voltage.

To keep a current programmed control converter stable above duty cycles of 50%, the inductor must meet certain criteria. The inductor, along with input and output voltage, will determine the slope of the current through the inductor (see [Figure 17 \(a\)](#)). If the slope of the inductor current is too great, the circuit will be unstable above duty cycles of 50%. A 4.7μH inductor is recommended for most 600 kHz applications, while a 2.2μH inductor may be used for most 1.25 MHz applications. If the duty cycle is approaching the maximum of 85%, it may be necessary to increase the inductance by as much as 2X. See *Inductor and Diode Selection* for more detailed inductor sizing.

The LM2700Q provides a compensation pin (V_C) to customize the voltage loop feedback. It is recommended that a series combination of R_C and C_C be used for the compensation network, as shown in [Figure 18](#). For any given application, there exists a unique combination of R_C and C_C that will optimize the performance of the LM2700Q circuit in terms of its transient response. The series combination of R_C and C_C introduces a pole-zero pair according to the following equations:

$$f_{zc} = \frac{1}{2\pi R_C C_C} \text{ Hz} \quad (3)$$

$$f_{pc} = \frac{1}{2\pi (R_C + R_O) C_C} \text{ Hz}$$

where

- R_O is the output impedance of the error amplifier, approximately 850k Ω (4)

For most applications, performance can be optimized by choosing values within the range $5k\Omega \leq R_C \leq 20k\Omega$ (R_C can be up to 200k Ω if C_{C2} is used, see [High Output Capacitor ESR Compensation](#)) and $680pF \leq C_C \leq 4.7nF$. Refer to the [Applications Information](#) section for recommended values for specific circuits and conditions. Refer to the [Compensation](#) section for other design requirement.

COMPENSATION

This section will present a general design procedure to help insure a stable and operational circuit. The designs in this datasheet are optimized for particular requirements. If different conversions are required, some of the components may need to be changed to ensure stability. Below is a set of general guidelines in designing a stable circuit for continuous conduction operation (loads greater than approximately 100mA), in most all cases this will provide for stability during discontinuous operation as well. The power components and their effects will be determined first, then the compensation components will be chosen to produce stability.

INDUCTOR AND DIODE SELECTION

Although the inductor sizes mentioned earlier are fine for most applications, a more exact value can be calculated. To ensure stability at duty cycles above 50%, the inductor must have some minimum value determined by the minimum input voltage and the maximum output voltage. This equation is:

$$L > \frac{V_{IN} R_{DS(on)}}{0.144 f_s} \left[\frac{\left(\frac{D}{D'}\right)^2 - 1}{\left(\frac{D}{D'}\right) + 1} \right] \text{ (in H)}$$

where

- f_s is the switching frequency
- D is the duty cycle
- $R_{DS(on)}$ is the ON resistance of the internal switch taken [Figure 9](#) (5)

This equation is only good for duty cycles greater than 50% ($D > 0.5$), for duty cycles less than 50% the recommended values may be used. The corresponding inductor current ripple as shown in [Figure 17](#) (a) is given by:

$$\Delta I_L = \frac{V_{IN} D}{2L f_s} \text{ (in Amps)} \quad (6)$$

The inductor ripple current is important for a few reasons. One reason is because the peak switch current will be the average inductor current (input current or I_{LOAD}/D') plus ΔI_L . As a side note, discontinuous operation occurs when the inductor current falls to zero during a switching cycle, or ΔI_L is greater than the average inductor current. Therefore, continuous conduction mode occurs when ΔI_L is less than the average inductor current. Care must be taken to make sure that the switch will not reach its current limit during normal operation. The inductor must also be sized accordingly. It should have a saturation current rating higher than the peak inductor current expected. The output voltage ripple is also affected by the total ripple current.

The output diode for a boost regulator must be chosen correctly depending on the output voltage and the output current. The typical current waveform for the diode in continuous conduction mode is shown in [Figure 17](#) (b). The diode must be rated for a reverse voltage equal to or greater than the output voltage used. The average current rating must be greater than the maximum load current expected, and the peak current rating must be greater than the peak inductor current. During short circuit testing, or if short circuit conditions are possible in the application, the diode current rating must exceed the switch current limit. Using Schottky diodes with lower forward voltage drop will decrease power dissipation and increase efficiency.

DC GAIN AND OPEN-LOOP GAIN

Since the control stage of the converter forms a complete feedback loop with the power components, it forms a closed-loop system that must be stabilized to avoid positive feedback and instability. A value for open-loop DC gain will be required, from which you can calculate, or place, poles and zeros to determine the crossover frequency and the phase margin. A high phase margin (greater than 45°) is desired for the best stability and transient response. For the purpose of stabilizing the LM2700Q, choosing a crossover point well below where the right half plane zero is located will ensure sufficient phase margin. A discussion of the right half plane zero and checking the crossover using the DC gain will follow.

INPUT AND OUTPUT CAPACITOR SELECTION

The switching action of a boost regulator causes a triangular voltage waveform at the input. A capacitor is required to reduce the input ripple and noise for proper operation of the regulator. The size used is dependant on the application and board layout. If the regulator will be loaded uniformly, with very little load changes, and at lower current outputs, the input capacitor size can often be reduced. The size can also be reduced if the input of the regulator is very close to the source output. The size will generally need to be larger for applications where the regulator is supplying nearly the maximum rated output or if large load steps are expected. A minimum value of 10µF should be used for the less stressful conditons while a 33µF or 47µF capacitor may be required for higher power and dynamic loads. Larger values and/or lower ESR may be needed if the application requires very low ripple on the input source voltage.

The choice of output capacitors is also somewhat arbitrary and depends on the design requirements for output voltage ripple. It is recommended that low ESR (Equivalent Series Resistance, denoted R_{ESR}) capacitors be used such as ceramic, polymer electrolytic, or low ESR tantalum. Higher ESR capacitors may be used but will require more compensation which will be explained later on in the section. The ESR is also important because it determines the peak to peak output voltage ripple according to the approximate equation:

$$\Delta V_{OUT} \approx 2\Delta I_L R_{ESR} \text{ (in Volts)} \quad (7)$$

A minimum value of 10µF is recommended and may be increased to a larger value. After choosing the output capacitor you can determine a pole-zero pair introduced into the control loop by the following equations:

$$f_{P1} = \frac{1}{2\pi(R_{ESR} + R_L)C_{OUT}} \text{ (in Hz)} \quad (8)$$

$$f_{Z1} = \frac{1}{2\pi R_{ESR} C_{OUT}} \text{ (in Hz)}$$

where

- R_L is the minimum load resistance corresponding to the maximum load current (9)

The zero created by the ESR of the output capacitor is generally very high frequency if the ESR is small. If low ESR capacitors are used it can be neglected. If higher ESR capacitors are used see the [High Output Capacitor ESR Compensation](#) section.

RIGHT HALF PLANE ZERO

A current mode control boost regulator has an inherent right half plane zero (RHP zero). This zero has the effect of a zero in the gain plot, causing an imposed +20dB/decade on the rolloff, but has the effect of a pole in the phase, subtracting another 90° in the phase plot. This can cause undesirable effects if the control loop is influenced by this zero. To ensure the RHP zero does not cause instability issues, the control loop should be designed to have a bandwidth of less than ½ the frequency of the RHP zero. This zero occurs at a frequency of:

$$RHPzero = \frac{V_{OUT}(D')^2}{2\pi I_{LOAD}L} \text{ (in Hz)}$$

where

- I_{LOAD} is the maximum load current (10)

SELECTING THE COMPENSATION COMPONENTS

The first step in selecting the compensation components R_C and C_C is to set a dominant low frequency pole in the control loop. Simply choose values for R_C and C_C within the ranges given in the [Introduction to Compensation](#) section to set this pole in the area of 10Hz to 500Hz. The frequency of the pole created is determined by the equation:

$$f_{PC} = \frac{1}{2\pi(R_C + R_O)C_C} \text{ (in Hz)}$$

where

- R_O is the output impedance of the error amplifier, approximately 850k Ω (11)

Since R_C is generally much less than R_O , it does not have much effect on the above equation and can be neglected until a value is chosen to set the zero f_{ZC} . f_{ZC} is created to cancel out the pole created by the output capacitor, f_{P1} . The output capacitor pole will shift with different load currents as shown by the equation, so setting the zero is not exact. Determine the range of f_{P1} over the expected loads and then set the zero f_{ZC} to a point approximately in the middle. The frequency of this zero is determined by:

$$f_{ZC} = \frac{1}{2\pi C_C R_C} \text{ (in Hz)} \quad (12)$$

Now R_C can be chosen with the selected value for C_C . Check to make sure that the pole f_{PC} is still in the 10Hz to 500Hz range, change each value slightly if needed to ensure both component values are in the recommended range. After checking the design at the end of this section, these values can be changed a little more to optimize performance if desired. This is best done in the lab on a bench, checking the load step response with different values until the ringing and overshoot on the output voltage at the edge of the load steps is minimal. This should produce a stable, high performance circuit. For improved transient response, higher values of R_C should be chosen. This will improve the overall bandwidth which makes the regulator respond more quickly to transients. If more detail is required, or the most optimal performance is desired, refer to a more in depth discussion of compensating current mode DC/DC switching regulators.

HIGH OUTPUT CAPACITOR ESR COMPENSATION

When using an output capacitor with a high ESR value, or just to improve the overall phase margin of the control loop, another pole may be introduced to cancel the zero created by the ESR. This is accomplished by adding another capacitor, C_{C2} , directly from the compensation pin V_C to ground, in parallel with the series combination of R_C and C_C . The pole should be placed at the same frequency as f_{Z1} , the ESR zero. The equation for this pole follows:

$$f_{PC2} = \frac{1}{2\pi C_{C2}(R_C // R_O)} \text{ (in Hz)} \quad (13)$$

To ensure this equation is valid, and that C_{C2} can be used without negatively impacting the effects of R_C and C_C , f_{PC2} must be greater than $10f_{ZC}$.

CHECKING THE DESIGN

The final step is to check the design. This is to ensure a bandwidth of $\frac{1}{2}$ or less of the frequency of the RHP zero. This is done by calculating the open-loop DC gain, A_{DC} . After this value is known, you can calculate the crossover visually by placing a -20dB/decade slope at each pole, and a +20dB/decade slope for each zero. The point at which the gain plot crosses unity gain, or 0dB, is the crossover frequency. If the crossover frequency is less than $\frac{1}{2}$ the RHP zero, the phase margin should be high enough for stability. The phase margin can also be improved by adding C_{C2} as discussed earlier in the section. The equation for A_{DC} is given below with additional equations required for the calculation:

$$A_{DC(DB)} = 20\log_{10}\left\{\left(\frac{R_{FB2}}{R_{FB1} + R_{FB2}}\right) \frac{g_m R_O D'}{R_{DSO}} \left\{[(\omega C_{Leff}) // R_L] // R_L\right\}\right\} \text{ (in dB)} \quad (14)$$

$$\omega C \cong \frac{2fs}{nD'} \text{ (in rad/s)} \quad (15)$$

$$L_{eff} = \frac{L}{(D')^2} \quad (16)$$

$$n = 1 + \frac{2mc}{m1} \text{ (no unit)} \quad (17)$$

$$mc \approx 0.072fs \text{ (in V/s)} \quad (18)$$

$$m1 \approx \frac{V_{IN}R_{DS(on)}}{L} \text{ (in V/s)}$$

where

- R_L is the minimum load resistance
- V_{IN} is the minimum input voltage, g_m is the error amplifier transconductance found in the [Electrical Characteristics](#) table
- $R_{DS(on)}$ is the value chosen from [Figure 9](#) (19)

LAYOUT CONSIDERATIONS

The LM2700Q uses two separate ground connections, PGND for the driver and NMOS power device and AGND for the sensitive analog control circuitry. The AGND and PGND pins should be tied directly together at the package. The feedback and compensation networks should be connected directly to a dedicated analog ground plane and this ground plane must connect to the AGND pin. If no analog ground plane is available then the ground connections of the feedback and compensation networks must tie directly to the AGND pin. Connecting these networks to the PGND can inject noise into the system and effect performance.

The input bypass capacitor C_{IN} , as shown in [Figure 18](#), must be placed close to the IC. This will reduce copper trace resistance which effects input voltage ripple of the IC. For additional input voltage filtering, a 100nF bypass capacitor can be placed in parallel with C_{IN} , close to the V_{IN} pin, to shunt any high frequency noise to ground. The output capacitor, C_{OUT} , should also be placed close to the IC. Any copper trace connections for the C_{OUT} capacitor can increase the series resistance, which directly effects output voltage ripple. The feedback network, resistors R_{FB1} and R_{FB2} , should be kept close to the FB pin, and away from the inductor, to minimize copper trace connections that can inject noise into the system. Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency. For more detail on switching power supply layout considerations see Application Note AN-1149 ([SNVA021](#)). *Layout Guidelines for Switching Power Supplies*.

Application Information




Figure 18. 600 kHz operation, 8V output




Figure 19. 1.25 MHz operation, 8V output





Figure 20. 600 kHz operation, 5V output



$V_{IN} = 3.3V$, $I_{OUT} = 200mA \rightarrow 700mA \rightarrow 200mA$

CH1: I_{OUT} 0.5A/div DC Coupled

CH2: V_{OUT} 500mV/div AC Coupled

CH3: Inductor Current 1A/div DC Coupled

20 μ s/div

Figure 21. Load Transient for Figure 20





Figure 22. 600 kHz operation, 12V output



V_{IN} = 3.3V, I_{OUT} = 50mA → 350mA → 50mA
CH1: I_{OUT} 0.5A/div DC Coupled
CH2: V_{OUT} 500mV/div AC Coupled
CH3: Inductor Current 1A/div DC Coupled
50μs/div

Figure 23. Load Transient for Figure 22






Figure 24. Triple Output TFT Bias (600 kHz operation)



$V_{IN} = 3.3V$, $I_{OUT} = 500mA$
 CH1: V_{IN} 2V/div DC Coupled
 CH2: V_{OUT} 5V/div DC Coupled
 CH3: Inductor Current 500mA/div DC Coupled
 1ms/div

Figure 25. Start Up Waveform for [Figure 24](#)



$V_{IN} = 3.3V$, $I_{OUT} = 50mA \rightarrow 375mA \rightarrow 50mA$
 CH1: I_{OUT} 0.2A/div DC Coupled
 CH2: V_{OUT} 2V/div AC Coupled
 CH3: Inductor Current 1A/div DC Coupled
 500µs/div

Figure 26. Load Transient for [Figure 24](#), 8V Output

REVISION HISTORY

Changes from Original (March 2013) to Revision A	Page
• Changed layout of National Data Sheet to TI format	18

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM2700QMT-ADJ/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 105	2700QMT -ADJ	Samples
LM2700QMTX-ADJ/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		2700QMT -ADJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2700QMTX-ADJ/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2700QMTX-ADJ/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




4040064-3/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated