

Document Title

256K x8 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	History	Draft Date	Remark
0.0	Initial Draft	May 31 , 2004	
0.1	1' st Revision I_{CC2} value change (@70ns product : 20mA -> 25mA) (@55ns product : 25mA -> 30mA)	Dec 14 , 2004	
0.2	2' nd Revision I_{SB1} Max. value changed from 5uA to 15uA. I_{SB1} Typ. value deleted. I_{DR} Max. value changed to 5uA. I_{DR} Typ. value deleted.	Jan 4 , 2005	

Emerging Memory & Logic Solutions Inc.4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-719
Tel : +82-64-740-1712 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.

FEATURES

- Process Technology : 0.15 μ m Full CMOS
- Organization : 256K x 8 bit
- Power Supply Voltage : 2.7V ~ 3.6V
- Low Data Retention Voltage : 1.5V(Min)
- Three state output and TTL Compatible
- Package Type : 32-TSOP1

GENERAL DESCRIPTION


The EM620FV8AT families are fabricated by EMLSI' s advanced full CMOS process technology. The families support industrial temperature range and Chip Scale Package for user flexibility of system design. The families also supports low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation		PKG Type
				Standby (I_{SB1} , Max)	Operating (I_{CC1} ,Max)	
EM620FV8AT	Industrial (-40 ~ 85°C)	2.7V~3.6V	55 ¹⁾ / 70ns	15 μ A	3 mA	32 TSOP1


1. The parameter is measured with 30pF test load.

PIN DESCRIPTION



Name	Function	Name	Function
$\overline{CS}_1, CS_2$	Chip select inputs	$\overline{WE}$	Write Enable input
$\overline{OE}$	Output Enable input	Vcc	Power Supply
$A_0 \sim A_{17}$	Address Inputs	Vss	Ground
$I/O_1 \sim I/O_8$	Data Inputs/outputs	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS *

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V_{IN}, V_{OUT}	-0.2 to $V_{CC}+0.3$ (Max. 4.0V)	V
Voltage on Vcc supply relative to Vss	V_{CC}	-0.2 to 4.0V	V
Power Dissipation	P_D	1.0	W
Operating Temperature	T_A	-40 to 85	°C

* Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONAL DESCRIPTION

$\overline{CS}_1$	CS_2	$\overline{OE}$	$\overline{WE}$	I/O	Mode	Power
H	X	X	X	High-Z	Deselected	Stand by
X	L	X	X	High-Z	Deselected	Stand by
L	H	H	H	High-Z	Output Disabled	Active
L	H	L	H	Data Out	Read	Active
L	H	X	L	Data In	Write	Active

Note: X means don't care. (Must be low or high state)

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	2.7	3.3	3.6	V
Ground	V_{SS}	0	0	0	V
Input high voltage	V_{IH}	2.2	-	$V_{CC} + 0.2^{(2)}$	V
Input low voltage	V_{IL}	-0.2 ⁽³⁾	-	0.6	V

1. $T_A = -40$ to 85°C , otherwise specified
2. Overshoot: $V_{CC} + 2.0$ V in case of pulse width $\leq 20\text{ns}$
3. Undershoot: -2.0 V in case of pulse width $\leq 20\text{ns}$
4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ ($f = 1\text{MHz}$, $T_A = 25^\circ\text{C}$)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C_{IN}	$V_{IN} = 0\text{V}$	-	8	pF
Input/Output capacitance	C_{IO}	$V_{IO} = 0\text{V}$	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}		-1	-	1	μA
Output leakage current	I _{LO}	CS ₁ =V _{IH} , CS ₂ =V _{IL} or OE=V _{IH} or WE=V _{IL} , V _{IO} =V _{SS} to V _{CC}		-1	-	1	μA
Operating power supply	I _{CC}	I _{IO} =0mA, CS ₁ =V _{IL} , CS ₂ =WE=V _{IH} , V _{IN} =V _{IH} or V _{IL}		-	-	3	mA
Average operating current	I _{CC1}	Cycle time=1μs, 100% duty, I _{IO} =0mA, CS ₁ ≤0.2V, CS ₂ ≥V _{CC} -0.2V, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V		-	-	3	mA
		I _{CC2}	Cycle time = Min, I _{IO} =0mA, 100% duty, CS ₁ =V _{IL} , CS ₂ =V _{IH} , V _{IN} =V _{IL} or V _{IH}	55ns	-	-	30
	70ns		-	-	25		
Output low voltage	V _{OL}	I _{OL} = 2.1mA		-	-	0.4	V
Output high voltage	V _{OH}	I _{OH} = -1.0mA		2.4	-	-	V
Standby Current (TTL)	I _{SB}	CS ₁ =V _{IH} , CS ₂ =V _{IL} , Other inputs=V _{IH} or V _{IL}		-	-	0.3	mA
Standby Current (CMOS)	I _{SB1}	CS ₁ ≥V _{CC} -0.2V, CS ₂ ≥V _{CC} -0.2V (CS ₁ controlled) or 0V≤CS ₂ ≤0.2V (CS ₂ controlled), Other inputs=0~V _{CC} (Max. condition : V _{CC} =3.6V @ 85°C)	LL LF	-	-	15	μA

AC OPERATING CONDITIONS

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level : 0.4 to 2.2V

Input Rise and Fall Time : 5ns

Input and Output reference Voltage : 1.5V


Output Load (See right) : CL = 100pF + 1 TTL

CL¹⁾ = 30pF + 1 TTL

1. Including scope and Jig capacitance

2. R₁=3070Ω, R₂=3150Ω

3. V_{TM}=2.8V



READ CYCLE (V_{cc} = 2.7 to 3.6V, Gnd = 0V, T_A = -40°C to +85°C)


Parameter	Symbol	55ns		70ns		Unit
		Min	Max	Min	Max	
Read cycle time	t _{RC}	55	-	70	-	ns
Address access time	t _{AA}	-	55	-	70	ns
Chip select to output	t _{co1} , t _{co2}	-	55	-	70	ns
Output enable to valid output	t _{OE}	-	25	-	35	ns
Chip select to low-Z output	t _{LZ1} , t _{LZ2}	10	-	10	-	ns
Output enable to low-Z output	t _{OLZ}	5	-	5	-	ns
Chip disable to high-Z output	t _{HZ1} , t _{HZ2}	0	20	0	25	ns
Output disable to high-Z output	t _{OHZ}	0	20	0	25	ns
Output hold from address change	t _{OH}	10	-	10	-	ns

WRITE CYCLE (V_{cc} = 2.7 to 3.6V, Gnd = 0V, T_A = -40°C to +85°C)


Parameter	Symbol	55ns		70ns		Unit
		Min	Max	Min	Max	
Write cycle time	t _{WC}	55	-	70	-	ns
Chip select to end of write	t _{CW1} , t _{CW2}	45	-	60	-	ns
Address setup time	t _{As}	0	-	0	-	ns
Address valid to end of write	t _{AW}	45	-	60	-	ns
Write pulse width	t _{WP}	40	-	50	-	ns
Write recovery time	t _{WR}	0	-	0	-	ns
Write to output high-Z	t _{WHZ}	0	20	0	20	ns
Data to write time overlap	t _{DW}	25		30		ns
Data hold from write time	t _{DH}	0	-	0	-	ns
End write to output low-Z	t _{OW}	5	-	5	-	ns

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1). (Address Controlled, $\overline{CS1}=\overline{OE}=V_{IL}$, $CS2=\overline{WE}=V_{IH}$)




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE} = V_{IH}$)




NOTES (READ CYCLE)


1. t_{HZ} and t_{OHZ} are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.

TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{WE}$ CONTROLLED)



TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS1}$ CONTROLLED)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS₂ CONTROLLED)

NOTES (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of low $\overline{CS_1}$, a high CS_2 and low $\overline{WE}$. A write begins at the latest transition among $\overline{CS_1}$ goes low, CS_2 goes high and $\overline{WE}$ goes low. A write ends at the earliest transition when $\overline{CS_1}$ goes high, CS_2 goes high and $\overline{WE}$ goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{CS_1}$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS_1}$ or $\overline{WE}$ going high.

DATA RETENTION CHARACTERISTICS


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V_{CC} for Data Retention	V_{DR}	I_{SB1} Test Condition (Chip Disabled) ¹⁾	1.5	-	3.6	V
Data Retention Current	I_{DR}	$V_{CC}=1.5V$, I_{SB1} Test Condition (Chip Disabled) ¹⁾	-	-	5	μA
Chip Deselect to Data Retention Time	t_{SDR}	See data retention wave form	0	-	-	ns
Operation Recovery Time	t_{RDR}		t_{RC}	-	-	

NOTES


1. See the I_{SB1} measurement condition of datasheet page 4.

DATA RETENTION WAVE FORM

$\overline{CS}_1$ Controlled




CS_2 Controlled




Unit : millimeters/Inches

32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0820F)



MEMORY FUNCTION GUIDE



1. Memory Component

2. Device Type

6 ----- Low Power SRAM
 7 ----- STRAM

3. Density

1 ----- 1M
 2 ----- 2M
 4 ----- 4M
 8 ----- 8M
 16 ----- 16M
 32 ----- 32M
 64 ----- 64M

4. Option

0 ----- Dual CS
 1 ----- Single CS

5. Technology

Blank ----- CMOS
 F ----- Full CMOS

6. Operating Voltage

Blank ----- 5.0V
 V ----- 2.7V~3.6V
 U ----- 3.0V
 S ----- 2.5V
 R ----- 2.0V
 P ----- 1.8V

7. Organization

8 ----- x8 bit
 16 ----- x16 bit
 32 ----- x32 bit

8. Version

Blank ----- Mother Die
 A ----- First revision
 B ----- Second revision
 C ----- Third revision
 D ----- Fourth revision
 E ----- Fifth revision
 F ----- Sixth revision

9. Package

Blank ----- FPBGA
 S ----- 32 sTSOP1
 T ----- 32 TSOP1
 U ----- 44 TSOP2
 W ----- Wafer

10. Speed

45 ----- 45ns
 55 ----- 55ns
 70 ----- 70ns
 85 ----- 85ns
 10 ----- 100ns
 12 ----- 120ns

11. Power

LL ----- Low Low Power
 LF ----- Low Low Power(Pb-Free)
 L ----- Low Power
 S ----- Standard Power