

Revision History

Revision 0.1 (Jun. 2010)

- First release.

Revision 0.2 (Sep. 2010)

- Add 166MHz@2.5-3-3; 200MHz@3-3-3, page 2
- AC characteristics CL=2.5 & 3 for tAC, page 10

Revision 0.3 (Apr. 2012)

- Add IDD7:four bank interleaving with BL=4 operating current

512Mb (8M×4Bank×16) Double DATA RATE SDRAM**Features**

- Internal Double-Data-Rate architecture with 2 Accesses per clock cycle.
- VDD/VDDQ= 2.5V ± 0.2V
- 2.5V SSTL-2 compatible I/O
- Burst Length (B/L) of 2, 4, 8
- 2.5,3 Clock read latency
- Bi- directional, intermittent data strobe (DQS)
- All inputs except data and DM are sampled at the positive edge of the system clock.
- Data Mask (DM) for write data Sequential & Interleaved Burst type available
- Auto Precharge option for each burst accesses
- DQS edge-aligned with data for Read cycles
- DQS center-aligned with data for Write cycles
- DLL aligns DQ/DQS transitions with CLK transition
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms


Description

The EM42BM1684RTC is high speed Synchronous graphic RAM fabricated with ultra high performance CMOS process containing 536,870,912 bits which organized as 8Meg words x 4 banks by 16 bits. The 512Mb DDR SDRAM uses double data rate architecture to accomplish high-speed operation. The data path internally pre-fetches multiple bits and It transfers the data for both rising and falling edges of the system clock. It means the doubled data bandwidth can be achieved at the I/O pins. Available packages: TSOPII 66pin 400mil.

Ordering Information


Part No	Organization	Max. Freq	Package	Grade	Pb
EM42BM1684RTC-6F	32M X 16	166MHz @CL2.5-3-3	TSOPII-66	Commercial	Free
EM42BM1684RTC-5F	32M X 16	200MHz @CL3-3-3	TSOPII-66	Commercial	Free
EM42BM1684RTC-6FE	32M X 16	166MHz @CL2.5-3-3	TSOPII-66	Extended	Free
EM42BM1684RTC-5FE	32M X 16	200MHz @CL3-3-3	TSOPII-66	Extended	Free

Parts Naming Rule



* EOREX reserves the right to change products or specification without notice.

Pin Assignment



66pin TSOP-II

Pin Description (Simplified)

Pin	Name	Function
45,46	CLK,/CLK	(System Clock) Clock input active on the Positive rising edge except for DQ and DM are active on both edge of the DQS. CLK and /CLK are differential clock inputs.
24	/CS	(Chip Select) /CS enables the command decoder when "L" and disable the command decoder when "H". The new commands are over- Looked when the command decoder is disabled but previous operation will still continue.
44	CKE	(Clock Enable) Activates the CLK when "H" and deactivates when "L". When deactivate the clock, CKE low signifies the power down or self refresh mode.
28~32,35~42	A0~A12	(Address) Row address (A0 to A12) and Column address (CA0 to CA9) are multiplexed on the same pin. CA10 defines auto precharge at Column address.
26, 27	BA0, BA1	(Bank Address) Selects which bank is to be active.
23	/RAS	(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
22	/CAS	(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
21	/WE	(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
16/51	LDQS/UDQS	(Data Input/Output) Data Inputs and Outputs are synchronized with both edges of DQS.
20/47	LDM/UDM	(Data Input/Output Mask) DM controls data inputs. LDM corresponds to the data on DQ0~DQ7.UDM corresponds to the data on DQ8~DQ15.
2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65	DQ0~DQ15	(Data Input/Output) Data inputs and outputs are multiplexed on the same pin.
1,18,33/ 34,48,66	V _{DD} /V _{SS}	(Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.
3, 9, 15, 55,61/ 6, 12, 52, 58,64	V _{DDQ} /V _{SSQ}	(Power Supply/Ground) V _{DDQ} and V _{SSQ} are power supply pins for the output buffers.
14,17,19,25,43, 50,53	NC/RFU	(No Connection/Reserved for Future Use) This pin is recommended to be left No Connection on the device.
49	VREF	(Input) SSTL-2 Reference voltage for input buffer.

Absolute Maximum Rating

Symbol	Item	Rating		Units
V _{IN} , V _{OUT}	Input, Output Voltage	-1 ~ +3.6		V
V _{DD} , V _{DDQ}	Power Supply Voltage	-1 ~ +3.6		V
T _{OP}	Operating Temperature Range	Commercial	0 ~ +70	°C
		Extended	-25 ~ +85	
T _{STG}	Storage Temperature Range	-55 ~ +150		°C
P _D	Power Dissipation	1.6		W
I _{OS}	Short Circuit Current	50		mA

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (V_{CC}=2.5V, f=1MHz, T_A=25°C)

Symbol	Parameter	Min.	Typ.	Max.	Units
C _{CLK}	Clock Capacitance(CLK,/CLK)	2	–	3	pF
C _I	Input Capacitance for CKE, Address, /CS, /RAS, /CAS, /WE	2	–	3	pF
C _O	DM,Data&DQS Input/Output Capacitance	4	–	5	pF

Recommended DC Operating Conditions (T_A=-0°C ~+70°C)

Symbol	Parameter	Min.	Typ.	Max.	Units	Note
V _{DD}	Power Supply Voltage	2.3	-	2.7	V	
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	-	2.7	V	
V _{REF}	I/O Reference Voltage	0.49 V _{DDQ}	-	0.51 V _{DDQ}	V	
V _{TT}	I/O Termination Voltage	V _{REF} -0.04	–	V _{REF} +0.04	V	
V _{IH}	Input Logic High Voltage	V _{REF} +0.15	–	V _{DDQ} +0.3	V	
V _{IL}	Input Logic Low Voltage	-0.3	–	V _{REF} -0.15	V	

Recommended DC Operating Conditions(V_{DD}=2.5V±0.2V, T_A=0°C ~ 70°C)

Symbol	Parameter	Test Conditions		Max.		Units
				-5	-6	
I _{DD1}	Operating Current (<i>Note 1</i>)	Burst length=2, t _{RC} ≥t _{RC} (min.), I _{OL} =0mA, One bank active		120	80	mA
I _{DD2P}	Precharge Standby Current Power Down Mode	CKE≤V _{IL} (max.), t _{CK} =min		10	10	mA
I _{DD2N}	Precharge Standby Current (All banks idle)	CKE≥V _{IL} (min.), t _{CK} =min, /CS≥V _{IH} (min.) Input signals are changed once per clock cycle		50	45	mA
I _{DD3P}	Active Standby Current (Power Down Mode)	CKE≤V _{IL} (max.), t _{CK} =min		30	25	mA
I _{DD3N}	Active Standby Current (Non-power Down Mode)	CKE≥V _{IH} (min.), t _{CK} =min, /CS≥V _{IH} (min.) Input signals are changed once per clock cycle		60	50	mA
I _{DD4}	Operating Current (Burst Mode) (<i>Note 2</i>)	t _{CK} ≥ t _{CK} (min.), I _{OL} =0mA, All banks active	READ	100	85	mA
			WRITE	100	85	
I _{DD5}	Refresh Current (<i>Note 3</i>)	t _{RC} ≥ t _{RF} C (min.), All banks active		150	130	mA
I _{DD6}	Self Refresh Current	CKE≤0.2V		5	5	mA
I _{DD7}	Operating Current	Four bank linterleaving with BL=4		300	250	mA

*All voltages referenced to VSS.

Note 1: I_{DD1} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t_{CK} (min.)**Note 2:** I_{DD4} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t_{CK} (min.)**Note 3:** Min. of t_{RC} (Auto refresh Row Cycle Times) is shown at AC Characteristics.

Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
I _{IL}	Input Leakage Current	0 ≤ V _I ≤ V _{DDQ} , V _{DDQ} = V _{DD} All other pins not under test = 0V	-2	+2	uA
I _{OL}	Output Leakage Current	0 ≤ V _O ≤ V _{DDQ} , D _{OUT} is disabled	-5	+5	uA
V _{OH}	High Level Output Voltage	I _O = -16.8mA	1.95	–	V
V _{OL}	Low Level Output Voltage	I _O = +16.8mA	–	0.35	V


The diagram illustrates the internal architecture of a memory controller. Key components and their interconnections include:

- Address Register:** Receives address inputs (A0-A12, BA0-BA1) and provides signals to the Auto/Self Refresh Counter, Row Add. Buffer, and Col. Add. Buffer.
- Auto/Self Refresh Counter:** Receives signals from the Address Register and provides control signals to the Memory Array.
- Row Add. Buffer:** Receives signals from the Address Register and provides signals to the Row Decoder.
- Row Decoder:** Receives signals from the Row Add. Buffer and provides signals to the Memory Array.
- Memory Array:** The central component that stores data, receiving signals from the Row Decoder and providing signals to the S/A & I/O Gating and Col. Decoder.
- S/A & I/O Gating:** Receives signals from the Memory Array and provides signals to the Col. Add. Buffer and the Write FIFO.
- Col. Decoder:** Receives signals from the S/A & I/O Gating and provides signals to the Col. Add. Buffer.
- Col. Add. Buffer:** Receives signals from the Address Register and the Col. Add. Counter, and provides signals to the Memory Array.
- Mode Register Set:** Receives signals from the Address Register and provides signals to the Col. Add. Counter and the Burst Counter.
- Col. Add. Counter:** Receives signals from the Mode Register Set and provides signals to the Col. Add. Buffer.
- Burst Counter:** Receives signals from the Mode Register Set and provides signals to the Col. Add. Counter.
- Timing Register:** Receives timing signals (I/CLK, CLK, CKE, I/CS, I/RAS, I/CAS, I/WE, DM, DQS) and provides signals to the Mode Register Set and the Col. Add. Counter.
- DQM Control:** Receives the DM signal and provides signals to the Memory Array and the Write FIFO.
- DQS Generator:** Receives signals from the Memory Array and provides signals to the Driver.
- DLL:** Receives CLK, I/CLK signals and provides signals to the Driver.
- Driver:** Receives signals from the DQS Generator and the DLL, and provides signals to the Data Out and the Write FIFO.
- Write FIFO:** Receives signals from the S/A & I/O Gating and the Driver, and provides signals to the Receiver.
- Receiver:** Receives signals from the Write FIFO and provides signals to the Data In.
- Data In:** Receives signals from the Receiver and provides signals to the Data Out.
- Data Out:** Receives signals from the Data In and provides signals to the Driver.
- DIO:** Data Input/Output bus connecting the Data In and Data Out to the external memory.
- DQS:** Data Strobe signal connecting the Data In and Data Out to the external memory.

AC Operating Test Conditions

($V_{DD}=2.5V\pm0.2V$, $T_A=0^{\circ}C \sim 70^{\circ}C$)

Item	Conditions
Output Reference Level	1.25V/1.25V
Output Load	See diagram as below
Input Signal Level	$V_{REF}+0.31V/ V_{REF}-0.31V$
Transition Time of Input Signals	1ns
Input Reference Level	$V_{DDQ}/2$



AC Operating Test Characteristics

($V_{DD}=2.5V\pm0.2V$, $T_A=0^{\circ}C \sim 70^{\circ}C$)


Symbol	Parameter	-5		-6		Units
		Min.	Max.	Min.	Max.	
t_{DQCK}	DQ output access from CLK ₀ /CLK	-0.7	0.7	-0.7	0.7	ns
t_{DQSCK}	DQS output access from CLK ₀ /CLK	-0.55	0.55	-0.6	0.6	ns
t_{CL}, t_{CH}	CL low/high level width	0.45	0.55	0.45	0.55	t_{CK}
t_{CK}	Clock Cycle Time	CL=3		-	-	ns
		CL=2.5		6	12	
t_{DH}, t_{DS}	DQ and DM hold/setup time	0.4	-	0.45	-	ns
t_{DIPW}	DQ and DM input pulse width for each input	1.75	-	1.75	-	ns
t_{HZ}, t_{LZ}	Data out high/low impedance time from CLK ₀ /CLK	-0.7	0.7	-0.7	0.7	ns
t_{DQSQ}	DQS-DQ skew for associated DQ signal	-	0.4	-	0.4	ns
t_{DQSS}	Write command to first latching DQS transition	0.72	1.25	0.75	1.25	t_{CK}
t_{DSL}, t_{DSH}	DQS input valid window	0.35	-	0.35	-	t_{CK}
t_{MRD}	Mode Register Set command cycle time	2	-	2	-	t_{CK}
t_{WPRES}	Write Preamble setup time	0	-	0	-	ns
t_{WPRES}	Write Preamble	0.25	-	0.25	-	t_{CK}
t_{WPST}	Write Postamble	0.4	0.6	0.4	0.6	t_{CK}
t_{IH}, t_{IS}	Address/control input hold/setup time (fast slew rate)	0.6	-	0.75	-	ns
t_{RPRE}	Read Preamble			0.9	1.1	t_{CK}

AC Operating Test Characteristics (Continued)

(VDD=2.5V±0.2V, TA=0°C ~70°C)

Symbol	Parameter	-5		-6		Units
		Min.	Max.	Min.	Max.	
t _{RPST}	Read Postamble	0.4	0.6	0.4	0.6	t _{CK}
t _{RAS}	Active to Precharge command period	40	70k	42	70k	ns
t _{RC}	Active to Active command period	55	-	60	-	ns
t _{RFC}	Auto Refresh Row Cycle Time	70	-	72	-	ns
t _{RCD}	Active to Read or Write delay	15	-	18	-	ns
t _{RP}	Precharge command period	15	-	18	-	ns
t _{WR}	Write recover time	15	-	15	-	ns
t _{RRD}	Active bank A to B command period	10	-	12	-	ns
t _{IPW}	Control & Address Input width	2.2	-	2.2	-	ns
t _{RAP}	Active to READ with Auto Precharge command	15	-	18	-	ns
t _{RPRE}	DQS read preamble	0.9	1.1	0.9	1.1	t _{CK}
t _{WTR}	Internal write to read command delay	2	-	1	-	t _{CK}
t _{XSNR}	Exit self Refresh to non-read command	75	-	75	-	ns
t _{XSRD}	Exit self Refresh to read command	200	-	200	-	t _{CK}
t _{REFI}	Average periodic refresh interval	-	7.8	-	7.8	us

Simplified State Diagram



1. Command Truth Table

Command	Symbol	CKE		/CS	/RAS	/CAS	/WE	BA0, BA1	A10	A12~A0
		n-1	N							
Ignore Command	DESL	H	X	H	X	X	X	X	X	X
No Operation	NOP	H	X	L	H	H	H	X	X	X
Burst Stop	BSTH	H	X	L	H	H	L	X	X	X
Read	READ	H	X	L	H	L	H	V	L	V
Read with Auto Pre-charge	READA	H	X	L	H	L	H	V	H	V
Write	WRIT	H	X	L	H	L	L	V	L	V
Write with Auto Pre-charge	WRITA	H	X	L	H	L	L	V	H	V
Bank Activate	ACT	H	X	L	L	H	H	V	V	V
Pre-charge Select Bank	PRE	H	X	L	L	H	L	V	L	X
Pre-charge All Banks	PALL	H	X	L	L	H	L	X	H	X
Mode Register Set	MRS	H	X	L	L	L	L	OP Code		
Extended MRS	EMRS	H	X	L	L	L	L	OP Code		

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

2. CKE Truth Table

Item	Command	Symbol	CKE		/CS	/RAS	/CAS	/WE	Addr.
			n-1	n					
Idle	CBR Refresh Command	REF	H	H	L	L	L	H	X
Idle	Self Refresh Entry	SELF	H	L	L	L	L	H	X
Self Refresh	Self Refresh Exit	–	L	H	L	H	H	H	X
		–	L	H	H	X	X	X	X
Idle	Power Down Entry	–	H	L	X	X	X	X	X
Power Down	Power Down Exit	–	L	H	X	X	X	X	X

H = High level, L = Low level, X = High or Low level (Don't care)

3. Operative Command Table

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Idle	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	X	TERM	NOP
	L	H	L	X	BA/CA/A10	READ/WRIT/BW	ILLEGAL (Note 1)
	L	L	H	H	BA/RA	ACT	Bank active,Latch RA
	L	L	H	L	BA, A10	PRE/PREA	NOP(Note 3)
	L	L	L	H	X	REFA	Auto refresh(Note 4)
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode register
Row Active	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	BA/CA/A10	READ/READA	Begin read,Latch CA, Determine auto-precharge
	L	H	L	L	BA/CA/A10	WRIT/WRITA	Begin write,Latch CA, Determine auto-precharge
	L	L	H	H	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	H	L	BA/A10	PRE/PREA	Precharge/Precharge all
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Read	H	X	X	X	X	DESL	NOP(Continue burst to end)
	L	H	H	H	X	NOP	NOP(Continue burst to end)
	L	H	H	L	X	TERM	Terminal burst
	L	H	L	H	BA/CA/A10	READ/READA	Terminate burst,Latch CA, Begin new read, Determine Auto-precharge
	L	L	H	H	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	H	L	BA, A10	PRE/PREA	Terminate burst, PrecharE
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Write	H	X	X	X	X	DESL	NOP(Continue burst to end)
	L	H	H	H	X	NOP	NOP(Continue burst to end)
	L	H	H	L	X	TERM	ILLEGAL
	L	H	L	H	BA/CA/A10	READ/READA	Terminate burst with DM="H",Latch CA,Begin read,Determine auto-precharge (Note 2)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst,Latch CA,Begin new write, Determine auto-precharge (Note 2)
	L	L	H	H	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	H	L	BA, A10	PRE/PREA	Terminate burst with DM="H", Precharge
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code,	MRS	ILLEGAL

3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Read with AP	H	X	X	X	X	DESL	NOP(Continue burst to end)
	L	H	H	H	X	NOP	NOP(Continue burst to end)
	L	H	H	L	BA/CA/A10	TERM	ILLEGAL
	L	H	L	X	BA/RA	READ/WRITE	ILLEGAL (Note 1)
	L	L	H	H	BA/A10	ACT	ILLEGAL (Note 1)
	L	L	H	L	X	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Write with AP	H	X	X	X	X	DESL	NOP(Continue burst to end)
	L	H	H	H	X	NOP	NOP(Continue burst to end)
	L	H	H	L	X	TERM	ILLEGAL
	L	H	L	X	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)
	L	L	H	H	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Pre-charging	H	X	X	X	X	DESL	NOP(idle after t_{RP})
	L	H	H	H	X	NOP	NOP(idle after t_{RP})
	L	H	H	L	X	TERM	NOP
	L	H	L	X	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)
	L	L	H	H	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	H	L	BA/A10	PRE/PREA	NOP(idle after t_{RP}) (Note 3)
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Row Activating	H	X	X	X	X	DESL	NOP(Row active after t_{RCD})
	L	H	H	H	X	NOP	NOP(Row active after t_{RCD})
	L	H	H	L	X	TERM	NOP
	L	H	L	X	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)
	L	L	H	H	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Write Recovering	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	X	TERM	NOP
	L	H	L	H	BA/CA/A10	READ	ILLEGAL (Note 1)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP
	L	L	H	H	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Refreshing	H	X	X	X	X	DESL	NOP(idle after trp)
	L	H	H	H	X	NOP	NOP(idle after trp)
	L	H	H	L	X	TERM	NOP
	L	H	L	X	BA/CA/A10	READ/WRIT	ILLEGAL
	L	L	H	H	BA/RA	ACT	ILLEGAL
	L	L	H	L	BA/A10	PRE/PREA	NOP(idle after trp)
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 1: ILLEGAL to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 2: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

Note 3: NOP to bank precharging or in idle state. May precharge bank indicated by BA.

Note 4: ILLEGAL of any bank is not idle.

4. Command Truth Table for CKE

Current State	C	KE	/CS	/R	/C	/W	Addr.	Action
Self Refresh	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	Exist Self-Refresh
	L	H	L	H	H	H	X	Exist Self-Refresh
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP(Maintain self refresh)
Both bank precharge power down	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	Exist Power down
	L	H	L	H	H	H	X	Exist Power down
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP(Maintain Power down)
All Banks Idle	H	H	X	X	X	X	X	Refer to function true table
	H	L	H	X	X	X	X	Enter power down mode(<i>Note 3</i>)
	H	L	L	H	H	H	X	Enter power down mode(<i>Note 3</i>)
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	H	H	RA	Row active/Bank active
	H	L	L	L	L	H	X	Enter self-refresh(<i>Note 3</i>)
	H	L	L	L	L	L	Op-Code	Mode register access
	H	L	L	L	L	L	Op-Code	Special mode register access
	L	X	X	X	X	X	X	Refer to current state
Any State Other than Listed above	H	H	X	X	X	X	X	Refer to command truth table

H = High level, L = Low level, X = High or Low level (Don't care)

Notes 1: After CKE's low to high transition to exist self refresh mode.And a time of $t_{RC}(\text{min})$ has to be Elapse after CKE's low to high transition to issue a new command.


Notes 2: CKE low to high transition is asynchronous as if restarts internal clock.

Notes 3: Power down and self refresh can be entered only from the idle state of all banks.

The Sequence of Power-Up and Initialization

The following sequence is required for Power-Up and Initialization.

1. Apply power and attempt to maintain CKE at a low state (all other inputs may be undefined.)
 - Apply VDD before or at the same time as VDDQ.
 - Apply VDDQ before or at the same time as VTT & VREF.
2. Start clock and maintain stable condition for a minimum of 200us.
3. The minimum of 200us after stable power and clock (CLK, CLK), apply NOP & take CKE high.
4. Precharge all banks.
5. Issue EMRS to enable DLL. (To issue “DLL Enable” command, provide “Low” to A0, “High” to BA0 and “Low” to all of the rest address pins, A1~A12 and BA1)
6. Issue a mode register set command for “DLL reset”. The additional 200 cycles of clock input is required to lock the DLL. (To issue DLL reset command, provide “High” to A8 and “Low” to BA0)
7. Issue precharge commands for all banks of the device.
8. Issue 2 or more auto-refresh commands.
9. Issue a mode register set command to initialize device operation.




Note1 Every “DLL enable” command resets DLL. Therefore sequence 6 can be skipped during power up. Instead of it, the additional 200 cycles of clock input is required to lock the DLL after enabling DLL.

Mode Register Definition

Mode Register Set

The mode register stores the data for controlling the various operating modes of DDR SDRAM which contains addressing mode, burst length, /CAS latency, test mode, DLL reset and various vendor's specific opinions. The default value of the register is not defined, so the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE and BA0 (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register.) The state of the address pins A0-A12 in the same cycle as /CS, /RAS, /CAS, /WE and BA0 going low is written in the mode register. Two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operating as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0-A2, addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for test mode. A8 is used for DDR reset. A7 must be set to low for normal MRS operation.



Address input for Mode Register Set

BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	MRS	RFU*				DLL	TM	CAS Latency			BT	Burst Length		

*RFU: Reserved for Future Use

An ~ A0	BA0
MRS cycle	0
EMRS	1

DLL Rest	A8
No	0
Yes	1

Mode	A7
Normal	0
Test	1

Burst Type	A3
Sequential	0
Interleave	1

CAS Latency	A6	A5	A4
Reserve	0	0	0
Reserve	0	0	1
Reserve	0	1	0
3	0	1	1
Reserve	1	0	0
Reserve	1	0	1
2.5	1	1	0
Reserve	1	1	1

Burst Latency	A2	A1	A0
Reserve	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
Reserve	1	0	0
Reserve	1	0	1
Reserve	1	1	0
Reserve	1	1	1

Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	X	X	0	0 1	0 1
	X	X	0	1 0	1 0
4	X	0	0	0 1 2 3	0 1 2 3
	X	0	1	1 2 3 0	1 0 3 2
	X	1	0	2 3 0 1	2 3 0 1
	X	1	1	3 0 1 2	3 2 1 0
8	0	0	0	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	0	0	1	1 2 3 4 5 6 7 0	1 0 3 2 5 4 7 6
	0	1	0	2 3 4 5 6 7 0 1	2 3 0 1 6 7 4 5
	0	1	1	3 4 5 6 7 0 1 2	3 2 1 0 7 6 5 4
	1	0	0	4 5 6 7 0 1 2 3	4 5 6 7 0 1 2 3
	1	0	1	5 6 7 0 1 2 3 4	5 4 7 6 1 0 3 2
	1	1	0	6 7 0 1 2 3 4 5	6 7 4 5 2 3 0 1
	1	1	1	7 0 1 2 3 4 5 6	7 6 5 4 3 2 1 0

*Page length is a function of I/O organization and column addressing

DLL Enable / Disable


The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation (upon exiting Self Refresh Mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

Output Drive Strength




The normal drive strength for all outputs is specified to be SSTL-2, Class II. Some vendors might also support a weak drive strength option, intended for lighter load and/or point to point environments.

Extended Mode Register Set (EMRS)

The Extended mode register stores the data enabling or disabling DLL. The value of the extended mode register is not defined, so the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA0 (The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register.) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE going low is written in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. High on BA0 is used for EMRS. All the other address pins except A0 and BA0 must be set to low for proper EMRS operation.



Package Description



SYM.	DIMENSION (MM)			DIMENSION (INCH)		
	MIN	NOM	MAX	MIN	NOM	MAX
A	-	-	1.20	-	-	0.047
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.22	-	0.38	0.009	-	0.015
b1	0.22	0.30	0.33	0.009	0.012	0.013
c	0.12	-	0.21	0.005	-	0.008
c1	0.10	0.127	0.16	0.004	0.005	0.006
D	22.22 BSC			0.875 BSC		
ZD	0.71 REF			0.028 REF		
E	11.76 BSC			0.463 BSC		
E1	10.16 BSC			0.400 BSC		
L	0.40	0.50	0.60	0.016	0.020	0.024
L1	0.80 REF			0.031 REF		
B	0.65 BSC			0.026 BSC		
R1	0.12	-	-	0.005	-	-
R2	0.12	-	0.25	0.005	-	0.010
θ	0°	-	8°	0°	-	8°
θ1	0°	-	-	0°	-	-
θ2	10°	15°	20°	10°	15°	20°
θ3	10°	15°	20°	10°	15°	20°

- NOTE:
1. DATUM PLANE $\square$ CONCORDANT WITH BOTTOM OF LEAD, WHERE LEAD EXITS BODY.
 2. TO BE DETERMINED AT SEATING PLANE $\square$.
 3. DIMENSION D AND E1 ARE DETERMINED AT DATUM $\square$.
 4. DIMENSION D DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURS. MOLD PROTRUSIONS AND GATE BURS SHALL NOT EXCEED 0.15mm PER SIDE.
 5. DIMENSION E1 DOES NOT INCLUDE INTERLEAD MOLD PROTRUSIONS. INTERLEAD MOLD PROTRUSIONS SHALL NOT EXCEED 0.25mm PER SIDE.
 6. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
 7. DIMENSION b DOES NOT INCLUDE DAMGAR PROTRUSION/INTRUSION.
 8. CONTROLLING DIMENSION: MILLIMETER.
 9. REFER TO JEDEC STD MS-024, FC. Δ