



DAC5675A-SP Radiation-Tolerant, 14-Bit, 400-MSPS Digital-to-Analog Converter

1 Features

- QMLV (QML Class V) MIL-PRF-38535 Qualified, SMD 5962-07204
 - 5962-0720401VXC – Qualified over the Military Temperature Range (–55°C to 125°C)
 - 5962-0720402VXC – Qualified over Reduced Temperature Range (–55°C to 115°C) for Improved Dynamic Performance
- High-Performance 52-Pin Ceramic Quad Flat Pack (HFG)
- 400-MSPS Update Rate
- LVDS-Compatible Input Interface
- Spurious-Free Dynamic Range (SFDR) to Nyquist
 - 69 dBc at 70 MHz IF, 400 MSPS
- W-CDMA Adjacent Channel Power Ratio (ACPR)
 - 73 dBc at 30.72 MHz IF, 122.88 MSPS
 - 71 dBc at 61.44 MHz IF, 245.76 MSPS
- Differential Scalable Current Outputs: 2 to 20 mA
- On-Chip 1.2-V Reference
- Single 3.3-V Supply Operation
- Power Dissipation: 660 mW at $f_{CLK} = 400$ MSPS, $f_{OUT} = 20$ MHz

2 Applications

- Radiation Hardened Digital to Analog (DAC) Applications
- Space Satellite RF Data Transmission
- Cellular Base Transceiver Station Transmit Channel:
 - CDMA: WCDMA, CDMA2000, IS-95
 - TDMA: GSM, IS-136, EDGE/GPRS
 - Supports Single-Carrier and Multicarrier Applications
- Engineering Evaluation (/EM) Samples are Available ⁽¹⁾

(1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (for example, no burn-in) and are tested to temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance on full MIL specified temperature range of –55°C to 125°C or operating life.

3 Description

The DAC5675A-SP is a radiation-tolerant, 14-bit resolution high-speed digital-to-analog converter (DAC) primarily suited for space satellite applications. The DAC5675A-SP is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675A-SP has excellent SFDR at high intermediate frequencies, which makes it well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations (BTSS).

The DAC5675A-SP operates from a single supply voltage of 3.3 V. Power dissipation is 660 mW at $f_{CLK} = 400$ MSPS, $f_{OUT} = 70$ MHz. The DAC5675A-SP provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AV_{DD} .

The DAC5675A-SP includes a low-voltage differential signaling (LVDS) interface for high-speed digital data input. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high-speed data transmission with low noise levels (low electromagnetic interference (EMI)).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC5675A-SP	HFG (52 CQFP)	19.05 mm × 19.05 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic




Table of Contents

1 Features	1	8.2 Functional Block Diagram	14
2 Applications	1	8.3 Feature Description	14
3 Description	1	8.4 Device Functional Modes	20
4 Revision History	2	9 Application and Implementation	21
5 Description (continued)	3	9.1 Application Information	21
6 Pin Configuration and Functions	4	9.2 Typical Application	21
7 Specifications	5	10 Power Supply Recommendations	24
7.1 Absolute Maximum Ratings	5	11 Layout	24
7.2 ESD Ratings	5	11.1 Layout Guidelines	24
7.3 Recommended Operating Conditions	5	11.2 Layout Example	24
7.4 Thermal Information	5	11.3 Thermal Considerations	25
7.5 DC Electrical Characteristics (Unchanged After 100 kRad)	6	12 Device and Documentation Support	27
7.6 AC Electrical Characteristics (Unchanged After 100 kRad)	8	12.1 Device Support	27
7.7 Digital Specifications (Unchanged After 100 kRad)	10	12.2 Receiving Notification of Documentation Updates	27
7.8 Electrical Characteristics	11	12.3 Community Resources	27
7.9 Typical Characteristics	12	12.4 Trademarks	27
8 Detailed Description	14	12.5 Electrostatic Discharge Caution	27
8.1 Overview	14	12.6 Glossary	28
		13 Mechanical, Packaging, and Orderable Information	28

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (August 2014) to Revision H	Page
• Updated supply voltage absolute maximum rating for AV _{DD} to DV _{DD}	5
• Added sentence explaining AV _{DD} and DV _{DD} simultaneous ramp	24
• Added <i>Receiving Notification of Documentation Updates</i> and <i>Community Resources</i> sections	27

Changes from Revision F (January 2014) to Revision G	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
• Updated supply voltage absolute maximum ratings for AV _{DD} to DV _{DD}	5

Changes from Revision E (April 2013) to Revision F	Page
• Added /EM bullet to <i>Features</i>	1
• Deleted Ordering Information table	3

5 Description (continued)

LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675A-SP and high-speed low-voltage CMOS ASICs or FPGAs.


The DAC5675A-SP current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times, thereby relaxing interface timing.

The DAC5675A-SP is specifically designed for a differential transformer-coupled output with a 50- Ω doubly-terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The outputs are terminated to AVDD and have voltage compliance ranges from $AV_{DD} - 1$ to $AV_{DD} + 0.3$ V.

An accurate on-chip 1.2-V temperature-compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675A-SP features a SLEEP mode, which reduces the standby power to approximately 18 mW.

The DAC5675A-SP is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The device is specified for operation over the military temperature range of –55°C to 125°C and W temperature range of –55°C to 115°C.

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	13, 20, 26, 39, 44, 49, 50, 52	I	Analog negative supply voltage (ground). Pin 13 is internally connected to the heat slug and lid (lid is also grounded internally).
AV _{DD}	21, 45, 48, 51	I	Analog positive supply voltage
BIASJ	42	O	Full-scale output current bias
CLK	23	I	External clock input
CLKC	22	I	Complementary external clock
D[13:0]A	1, 3, 5, 7, 9, 11, 14, 24, 27, 29, 31, 33, 35, 37	I	LVDS positive input, data bits 13–0. D13A is the most significant data bit (MSB). D0A is the least significant data bit (LSB).
D[13:0]B	2, 4, 6, 8, 10, 12, 15, 25, 28, 30, 32, 34, 36, 38	I	LVDS negative input, data bits 13–0. D13B is the most significant data bit (MSB). D0B is the least significant data bit (LSB).
DGND	17, 19	I	Digital negative supply voltage (ground)
DV _{DD}	16, 18	I	Digital positive supply voltage
EXTIO	43	I/O	Internal reference output or external reference input. Requires a 0.1-μF decoupling capacitor to AGND when used as reference output.
IOUT1	46	O	DAC current output. Full-scale when all input bits are set '0'. Connect the reference side of the DAC load resistors to AV _{DD} .
IOUT2	47	O	DAC complementary current output. Full-scale when all input bits are '1'. Connect the reference side of the DAC load resistors to AV _{DD} .
NC	41		Not connected in chip. Can be high or low.
SLEEP	40	I	Asynchronous hardware power-down input. Active high. Internal pulldown.

7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	$A_{VDD}^{(2)}$	−0.3	3.6	V
	$D_{VDD}^{(3)}$	−0.3	3.6	V
	A_{VDD} to D_{VDD}	−0.7	0.7	V
Voltage between AGND and DGND		−0.3	0.5	V
CLK, CLKC ⁽²⁾		−0.3	$A_{VDD} + 0.3$	V
Digital input D[13:0]A, D[13:0]B ⁽³⁾ , SLEEP, DLLOFF		−0.3	$D_{VDD} + 0.3$	V
IOUT1, IOUT2 ⁽²⁾		−1	$A_{VDD} + 0.3$	V
EXTIO, BIASJ ⁽²⁾		−1	$A_{VDD} + 0.3$	V
Peak input current (any input)			20	mA
Peak total input current (all inputs)			−30	mA
Lead temperature 1.6 mm (1/16 inch) from the case for 10 s			260	°C
Storage temperature, T_{stg}		−65	150	°C

(1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured with respect to AGND

(3) Measured with respect to DGND

7.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±4000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
A_{VDD}	Analog supply voltage	3.15	3.3	3.6	V
D_{VDD}	Digital supply voltage	3.15	3.3	3.6	V
T_J	Operating junction temperature	5962-0720401		125	°C
		5962-0720402		115	

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DAC5675A-SP	UNIT
		HFG (CQFP)	
		52 PINS	
$R_{\theta JA}$	Junction-to-free-air thermal resistance ⁽²⁾	21.813	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance ⁽³⁾	0.849	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	N/A	
Ψ_{JT}	Junction-to-top characterization parameter	N/A	
Ψ_{JB}	Junction-to-board characterization parameter	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) Board mounted, per JESD 51-5 methodology

(3) MIL-STD-883 test method 1012

DAC5675A-SP

SGLS387H –JULY 2007 –REVISED AUGUST 2016

www.ti.com

7.5 DC Electrical Characteristics (Unchanged After 100 kRad)

over operating junction temperature range, typical values at 25°C, $AV_{DD} = 3.3\text{ V}$, $DV_{DD} = 3.3\text{ V}$, $I_{O(FS)} = 20\text{ mA}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	5962-0720401			5962-0720402			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Resolution			14			14			bit
DC ACCURACY ⁽¹⁾									
INL	Integral nonlinearity	T _{MIN} to T _{MAX}	−4	±1.5	4.6	−4	±1.5	4.6	LSB
DNL	Differential nonlinearity	T _{25°C} to T _{MAX}	−2	±0.6	2.2	−2	±0.6	2.2	LSB
		T _{MIN}	−2	±0.6	2.5	−2	±0.6	2.5	LSB
Monotonicity			Monotonic 12b level			Monotonic 12b level			
ANALOG OUTPUT									
I _{O(FS)}	Full-scale output current		2		20	2		20	mA
	Output compliance range	AV _{DD} = 3.15 to 3.45 V, I _{O(FS)} = 20 mA	AV _{DD} − 1		AV _{DD} + 0.3	AV _{DD} − 1		AV _{DD} + 0.3	V
	Offset error		0.01			0.01			%FSR
	Gain error	Without internal reference	−10	5	10	−10	5	10	%FSR
		With internal reference	−10	2.5	10	−10	2.5	10	%FSR
	Output resistance		300			300			kΩ
	Output capacitance		5			5			pF
REFERENCE OUTPUT									
V _(EXTIO)	Reference voltage		1.17	1.23	1.3	1.17	1.23	1.3	V
	Reference output current ⁽²⁾		100			100			nA
REFERENCE INPUT									
V _(EXTIO)	Input reference voltage		0.6	1.2	1.25	0.6	1.2	1.25	V
	Input resistance		1			1			MΩ
	Small-signal bandwidth		1.4			1.4			MHz
	Input capacitance		100			100			pF
TEMPERATURE COEFFICIENTS									
	Offset drift		12			12			ppm of FSR/°C
ΔV _(EXTIO)	Reference voltage drift		±50			±50			ppm/°C
POWER SUPPLY									
AV _{DD}	Analog supply voltage		3.15	3.3	3.6	3.15	3.3	3.6	V
DV _{DD}	Digital supply voltage		3.15	3.3	3.6	3.15	3.3	3.6	V
I _(AVDD)	Analog supply current ⁽³⁾		115		148	115		138	mA

(1) Measured differential at I_{OUT1} and I_{OUT2} : 25 Ω to AV_{DD} .

(2) Use an external buffer amplifier with high impedance input to drive any external load.

(3) Measured at $f_{CLK} = 400\text{ MSPS}$ and $f_{OUT} = 70\text{ MHz}$.

DC Electrical Characteristics (Unchanged After 100 kRad) (continued)

over operating junction temperature range, typical values at 25°C, $AV_{DD} = 3.3\text{ V}$, $DV_{DD} = 3.3\text{ V}$, $I_{O(FS)} = 20\text{ mA}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	5962-0720401			5962-0720402			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$I_{(DVDD)}$	Digital supply current ⁽³⁾			85	130		85	120	mA
P_D	Power dissipation	Sleep mode		18			18		mW
		$AV_{DD} = 3.3\text{ V}$, $DV_{DD} = 3.3\text{ V}$		660	900		660	850	mW
APSRR	Analog and digital power-supply rejection ratio	$AV_{DD} = 3.15\text{ to }3.45\text{ V}$	–0.9	±0.1	0.9	–0.9	±0.1	0.9	%FSR/V
DPSRR			–0.9	±0.1	0.9	–0.9	±0.1	0.9	

7.6 AC Electrical Characteristics (Unchanged After 100 kRad)

over operating junction temperature range, typical values at 25°C, $AV_{DD} = 3.3\text{ V}$, $DV_{DD} = 3.3\text{ V}$, $I_{O(FS)} = 20\text{ mA}$, differential transformer-coupled output, 50- Ω doubly-terminated load (unless otherwise noted)

PARAMETER		TEST CONDITIONS		5962-0720401			5962-0720402			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
ANALOG OUTPUT										
f_{CLK}	Output update rate			400			400			MSPS
$t_{\text{S(DAC)}}$	Output setting time to 0.1%	Transition: code x2000 to x23 _{FF}		12			12			ns
t_{PD}	Output propagation delay			1			1			ns
$t_{\text{r(IOUT)}}$	Output rise time, 10% to 90%			300			300			ps
$t_{\text{f(IOUT)}}$	Output fall time, 90% to 10%			300			300			ps
Output noise		$\text{IOUT}_{\text{FS}} = 20 \text{ mA}$		55			55			$\text{pA}/\sqrt{\text{Hz}}$
		$\text{IOUT}_{\text{FS}} = 2 \text{ mA}$		30			30			
AC LINEARITY										
THD	Total harmonic distortion	$f_{\text{CLK}} = 100 \text{ MSPS}$, $f_{\text{OUT}} = 19.9 \text{ MHz}$		70			70			dBc
		$f_{\text{CLK}} = 160 \text{ MSPS}$, $f_{\text{OUT}} = 41 \text{ MHz}$		72			72			
		$f_{\text{CLK}} = 200 \text{ MSPS}$, $f_{\text{OUT}} = 70 \text{ MHz}$		68			68			
		$f_{\text{CLK}} = 400 \text{ MSPS}$	$f_{\text{OUT}} = 20 \text{ MHz}$	60	68	62	68			
			$f_{\text{OUT}} = 20 \text{ MHz}$, for T_{MIN}	57		57				
			$f_{\text{OUT}} = 70 \text{ MHz}$	67		67				
			$f_{\text{OUT}} = 140 \text{ MHz}$	55		55				
SFDR	Spurious-free dynamic range to Nyquist	$f_{\text{CLK}} = 100 \text{ MSPS}$, $f_{\text{OUT}} = 19.9 \text{ MHz}$		70			70			dBc
		$f_{\text{CLK}} = 160 \text{ MSPS}$, $f_{\text{OUT}} = 41 \text{ MHz}$		73			73			
		$f_{\text{CLK}} = 200 \text{ MSPS}$, $f_{\text{OUT}} = 70 \text{ MHz}$		70			70			
		$f_{\text{CLK}} = 400 \text{ MSPS}$	$f_{\text{OUT}} = 20 \text{ MHz}$	62	68	63	68			
			$f_{\text{OUT}} = 20 \text{ MHz}$, for T_{MIN}	61		61				
			$f_{\text{OUT}} = 70 \text{ MHz}$	69		69				
			$f_{\text{OUT}} = 140 \text{ MHz}$	56		56				
SFDR	Spurious-free dynamic range within a window, 5 MHz span	$f_{\text{CLK}} = 100 \text{ MSPS}$, $f_{\text{OUT}} = 19.9 \text{ MHz}$		82			82			dBc
		$f_{\text{CLK}} = 160 \text{ MSPS}$, $f_{\text{OUT}} = 41 \text{ MHz}$		77			77			
		$f_{\text{CLK}} = 200 \text{ MSPS}$, $f_{\text{OUT}} = 70 \text{ MHz}$		82			82			
		$f_{\text{CLK}} = 400 \text{ MSPS}$	$f_{\text{OUT}} = 20 \text{ MHz}$	82		82				
			$f_{\text{OUT}} = 70 \text{ MHz}$	82		82				
			$f_{\text{OUT}} = 140 \text{ MHz}$	75		75				
SNR	Signal-to-noise ratio	$f_{\text{CLK}} = 400 \text{ MSPS}$, $f_{\text{OUT}} = 20 \text{ MHz}$		60	67	60	67	dBc		
ACPR	Adjacent channel power ratio WCDM A with 3.84 MHz BW, 5 MHz channel spacing	$f_{\text{CLK}} = 122.88 \text{ MSPS}$, IF = 30.72 MHz, see Figure 9		73			73			dB
		$f_{\text{CLK}} = 245.76 \text{ MSPS}$, IF = 61.44 MHz,		71			71			
		$f_{\text{CLK}} = 399.36 \text{ MSPS}$, IF = 153.36 MHz, see Figure 11		65			65			

AC Electrical Characteristics (Unchanged After 100 kRad) (continued)

over operating junction temperature range, typical values at 25°C, $AV_{DD} = 3.3\text{ V}$, $DV_{DD} = 3.3\text{ V}$, $I_{O(FS)} = 20\text{ mA}$, differential transformer-coupled output, 50-Ω doubly-terminated load (unless otherwise noted)

PARAMETER		TEST CONDITIONS	5962-0720401			5962-0720402			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
IMD	Two-tone intermodulation to Nyquist (each tone at –6 dBfs)	$f_{CLK} = 400\text{ MSPS}$, $f_{OUT1} = 70\text{ MHz}$, $f_{OUT2} = 71\text{ MHz}$		73			73		dBc
		$f_{CLK} = 400\text{ MSPS}$, $f_{OUT1} = 140\text{ MHz}$, $f_{OUT2} = 141\text{ MHz}$		62			62		
	Four-tone intermodulation, 15-MHz span, missing center tone (each tone at –16 dBfs)	$f_{CLK} = 156\text{ MSPS}$, $f_{OUT} = 15.6, 15.8, 16.2, 16.4\text{ MHz}$		82			82		
		$f_{CLK} = 400\text{ MSPS}$, $f_{OUT} = 68.1, 69.3, 71.2, 72\text{ MHz}$		74			74		

7.7 Digital Specifications (Unchanged After 100 kRad)

over operating junction temperature range, typical values at 25°C, $AV_{DD} = 3.3$ V, $DV_{DD} = 3.3$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	5962-0720401			5962-0720402			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
LVDS INTERFACE: NODES D[13:0]A, D[13:0]B									
V _{ITH+}	Positive-going differential input voltage threshold		100			100			mV
V _{ITH−}	Negative-going differential input voltage threshold		−100			−100			mV
Z _T	Internal termination impedance		90	110	132	90	110	132	Ω
C _I	Input capacitance		2			2			pF
CMOS INTERFACE (SLEEP)									
V _{IH}	High-level input voltage		2	3.3		2	3.3		V
V _{IL}	Low-level input voltage		0		0.8	0		0.8	V
I _{IH}	High-level input current		10		100	10		100	μA
I _{IL}	Low-level input current		−10		10	−10		10	μA
	Input capacitance		2			2			pF
CLOCK INTERFACE (CLK, CLKC)									
CLK-CLKC	Clock differential input voltage		0.4		0.8	0.4		0.8	V _{PP}
t _{w(H)}	Clock pulse width high		1.25			1.25			ns
t _{w(L)}	Clock pulse width low		1.25			1.25			ns
	Clock duty cycle		40%		60%	40%		60%	
V _{CM}	Common-mode voltage range		1.6	2	2.4	1.6	2	2.4	V
	Input resistance	Node CLK, CLKC	670			670			Ω
	Input capacitance	Node CLK, CLKC	2			2			pF
	Input resistance	Differential	1.3			1.3			kΩ
	Input capacitance	Differential	1			1			pF
TIMING									
t _{SU}	Input setup time		1.5			1.5			ns
t _H	Input hold time		0			0			ns
t _{DD}	Digital delay time (DAC latency)		3			3			clk




Figure 1. Timing Diagram

7.8 Electrical Characteristics⁽¹⁾

over operating junction temperature range, $AV_{DD} = 3.3\text{ V}$, $DV_{DD} = 3.3\text{ V}$, $I_{O(FS)} = 20\text{ mA}$ (unless otherwise noted)

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE	LOGICAL BIT BINARY EQUIVALENT	COMMENT
$V_A\text{ (V)}$	$V_B\text{ (V)}$	$V_{A,B}\text{ (mV)}$	$V_{COM}\text{ (V)}$		
1.25	1.15	100	1.2	1	Operation with minimum differential voltage ($\pm 100\text{ mV}$) applied to the complementary inputs versus common-mode range
1.15	1.25	-100	1.2	0	
2.4	2.3	100	2.35	1	
2.3	2.4	-100	2.35	0	
0.1	0	100	0.05	1	
0	0.1	-100	0.05	0	
1.5	0.9	600	1.2	1	Operation with maximum differential voltage ($\pm 600\text{ mV}$) applied to the complementary inputs versus common-mode range
0.9	1.5	-600	1.2	0	
2.4	1.8	600	2.1	1	
1.8	2.4	-600	2.1	0	
0.6	0	600	0.3	1	
0	0.6	-600	0.3	0	

(1) Specifications subject to change.




Figure 2. LVDS Timing Test Circuit and Input Test Levels

7.9 Typical Characteristics




Figure 3. Differential Nonlinearity (DNL) vs Input Code




Figure 4. Integral Nonlinearity (INL) vs Input Code




Figure 5. Two-Tone IMD (Power) vs Frequency




Figure 6. Two-Tone IMD3 vs Frequency




Figure 7. Single-Tone Spectrum Power vs Frequency




Figure 8. Spurious-Free Dynamic Range vs Frequency

Typical Characteristics (continued)




Figure 9. W-CDMA TM1 Single Carrier Power vs Frequency




Figure 10. W-CDMA TM1 Dual Carrier Power vs Frequency




Figure 11. W-CDMA TM1 Single Carrier ACLR vs Output Frequency


8 Detailed Description

8.1 Overview

Functional Block Diagram shows a simplified block diagram of the current steering DAC5675A-SP. The DAC5675A-SP consists of a segmented array of NPN-transistor current sources, capable of delivering a full-scale output current up to 20 mA. Differential current switches direct the current of each current source to either one of the complementary output nodes IOUT1 or IOUT2. The complementary current output enables differential operation, canceling out common-mode noise sources (digital feedthrough, on-chip, and PCB noise), dc offsets, and even-order distortion components, and doubling signal output power.

The full-scale output current is set using an external resistor (R_{BIAS}) with an on-chip bandgap voltage reference source (1.2 V) and control amplifier. The current (I_{BIAS}) through resistor R_{BIAS} is mirrored internally to provide a full-scale output current equal to $16 \times I_{BIAS}$. The full-scale current is adjustable from 20 to 2 mA by using the appropriate bias resistor value.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Digital Inputs

The DAC5675A-SP uses a low-voltage differential signaling (LVDS) bus input interface. The LVDS features a low differential voltage swing with low constant power consumption (4 mA per complementary data input) across frequency. The differential characteristic of LVDS allows for high-speed data transmission with low electromagnetic interference (EMI) levels. [Figure 12](#) shows the equivalent complementary digital input interface for the DAC5675A-SP, valid for pins D[13:0]A and D[13:0]B. Note that the LVDS interface features internal 110-Ω resistors for proper termination. [Figure 2](#) shows the LVDS input timing measurement circuit and waveforms. A common-mode level of 1.2 V and a differential input swing of 0.8 V_{PP} is applied to the inputs.

[Figure 13](#) shows a schematic of the equivalent CMOS/TTL-compatible digital inputs of the DAC5675A-SP, valid for the SLEEP pin.

Feature Description (continued)




Figure 12. LVDS Digital Equivalent Input




Figure 13. CMOS/TTL Digital Equivalent Input

8.3.2 Clock Input

The DAC5675A-SP features differential LVPECL-compatible clock inputs (CLK, CLKC). [Figure 14](#) shows the equivalent schematic of the clock input buffer. The internal biasing resistors set the input common-mode voltage to approximately 2 V, while the input resistance is typically 670 Ω. A variety of clock sources can be ac-coupled to the device, including a sine-wave source (see [Figure 15](#)).

Feature Description (continued)




Figure 14. Clock Equivalent Input




Figure 15. Driving the DAC5675A-SP With a Single-Ended Clock Source Using a Transformer

To obtain best ac performance, the DAC5675A-SP clock input should be driven with a differential LVPECL or sine-wave source as shown in [Figure 16](#) and [Figure 17](#). Here, the potential of V_{TT} should be set to the termination voltage required by the driver along with the proper termination resistors (R_T). The DAC5675A-SP clock input can also be driven single ended (see [Figure 18](#)).




Figure 16. Driving the DAC5675A-SP With a Single-Ended ECL/PECL Clock Source

Feature Description (continued)




Figure 17. Driving the DAC5675A-SP With a Differential ECL/PECL Clock Source




Figure 18. Driving the DAC5675A-SP With a Single-Ended TTL/CMOS Clock Source

8.3.3 Supply Inputs

The DAC5675A-SP comprises separate analog and digital supplies, AV_{DD} and DV_{DD} , respectively. These supply inputs can be set independently from 3.6 to 3.15 V.

8.3.4 DAC Transfer Function

The DAC5675A-SP has a current sink output. The current flow through IOUT1 and IOUT2 is controlled by $D[13:0]A$ and $D[13:0]B$. For ease of use, $D[13:0]$ is denoted as the logical bit equivalent of $D[13:0]A$ and its complement $D[13:0]B$. The DAC5675A-SP supports straight binary coding with D13 being the MSB and D0 the LSB. Full-scale current flows through IOUT2 when all $D[13:0]$ inputs are set high and through IOUT1 when all $D[13:0]$ inputs are set low. The relationship between IOUT1 and IOUT2 can be expressed as [Equation 1](#).

$$I_{OUT1} = I_{O(FS)} - I_{OUT2} \quad (1)$$

$I_{O(FS)}$ is the full-scale output current sink (2 to 20 mA). Because the output stage is a current sink, the current can only flow from AV_{DD} through the load resistors R_L into the IOUT1 and IOUT2 pins.

The output current flow in each pin driving a resistive load can be expressed as shown in [Figure 19](#), [Equation 2](#), and [Equation 3](#).




Figure 19. Relationship Between $D[13:0]$, IOUT1 and IOUT2

Feature Description (continued)

$$I_{OUT1} = \frac{I_{O(FS)} \times (16383 - \text{CODE})}{16384} \quad (2)$$

$$I_{OUT2} = \frac{I_{O(FS)} \times \text{CODE}}{16384}$$

where

- CODE is the decimal representation of the DAC input word (3)

This would translate into single-ended voltages at IOUT1 and IOUT2, as shown in [Equation 4](#) and [Equation 5](#).

$$V_{OUT1} = AV_{DD} - I_{OUT1} \times R_L \quad (4)$$

$$V_{OUT2} = AV_{DD} - I_{OUT2} \times R_L \quad (5)$$

Assuming that D[13:0] = 1 and the R_L is 50 Ω , the differential voltage between pins IOUT1 and IOUT2 can be expressed as shown in [Equation 6](#) through [Equation 8](#).

$$V_{OUT1} = 3.3 \text{ V} - 0 \text{ mA} \times 50 = 3.3 \text{ V} \quad (6)$$

$$V_{OUT2} = AV_{DD} - 20 \text{ mA} \times 50 = 2.3 \text{ V} \quad (7)$$

$$V_{DIFF} = V_{OUT1} - V_{OUT2} = 1 \text{ V} \quad (8)$$

If D[13:0] = 0, then IOUT2 = 0 mA, IOUT1 = 20 mA, and the differential voltage $V_{DIFF} = -1 \text{ V}$.

The output currents and voltages in IOUT1 and IOUT2 are complementary. The voltage, when measured differentially, is doubled compared to measuring each output individually. Take care not to exceed the compliance voltages at the IOUT1 and IOUT2 pins to keep signal distortion low.

8.3.5 Reference Operation

The DAC5675A-SP has a bandgap reference and control amplifier for biasing the full-scale output current. The full-scale output current is set by applying an external resistor, R_{BIAS} . The bias current I_{BIAS} through resistor R_{BIAS} is defined by the on-chip bandgap reference voltage and control amplifier. The full-scale output current equals 16× this bias current. The full-scale output current $I_{O(FS)}$ is thus expressed as [Equation 9](#).

$$I_{O(FS)} = 16 \times I_{BIAS} = \frac{16 \times V_{EXTIO}}{R_{BIAS}}$$

where

- V_{EXTIO} is the voltage at pin EXTIO (9)

The bandgap reference voltage delivers a stable voltage of 1.2 V. This reference can be overridden by applying an external voltage to terminal EXTIO. The bandgap reference can additionally be used for external reference operation. In such a case, select an external buffer amplifier with high-impedance input to limit the bandgap load current to less than 100 nA. The capacitor C_{EXT} may be omitted. Pin EXTIO serves as either an input or output node. The full-scale output current is adjustable from 20 to 2 mA by varying resistor R_{BIAS} .

8.3.6 Analog Current Outputs

[Figure 20](#) shows a simplified schematic of the current source array output with corresponding switches. Differential NPN switches direct the current of each individual NPN current source to either the positive output node IOUT1 or its complementary negative output node IOUT2. The output impedance is determined by the stack of the current sources and differential switches and is >300 k Ω in parallel with 5-pF output capacitance.

The external output resistors are referred to the positive supply, AV_{DD} .

Feature Description (continued)




Figure 20. Equivalent Analog Current Output

Figure 21(a) shows the typical differential output configuration with two external matched resistor loads. The nominal resistor load of $25\ \Omega$ gives a differential output swing of $1\ V_{PP}$ ($0.5\ V_{PP}$ single ended) when applying a 20-mA full-scale output current. The output impedance of the DAC5675A-SP slightly depends on the output voltage at nodes IOUT1 and IOUT2. Consequently, for optimum dc-integral nonlinearity, choose the configuration of Figure 21(b). In this current/voltage (I-V) configuration, terminal IOUT1 is kept at AV_{DD} by the inverting operational amplifier. The complementary output should be connected to AV_{DD} to provide a dc-current path for the current sources switched to IOUT1. The amplifier maximum output swing and the full-scale output current of the DAC determine the value of the feedback resistor, R_{FB} . The capacitor C_{FB} filters the steep edges of the DAC5675A-SP current output, thereby reducing the operational amplifier slew-rate requirements. In this configuration, the operational amplifier should operate at a supply voltage higher than the resistor output reference voltage AV_{DD} as a result of its positive and negative output swing around AV_{DD} . Select node IOUT1 if a single-ended unipolar output is desired.




Figure 21. Output Configurations

8.4 Device Functional Modes

8.4.1 Sleep Mode

The DAC5675A-SP features a power-down mode that turns off the output current and reduces the supply current to approximately 6 mA. The power-down mode is activated by applying a logic level one to the SLEEP pin, pulled down internally.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DAC5675A-SP is a 14-bit resolution high-speed DAC. The DAC5675A-SP is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency DDS, and waveform reconstruction in test and measurement applications. The DAC5675A-SP has excellent SFDR at high intermediate frequencies, which makes it well suited for multicarrier transmission in TDMA and CDMA based cellular BTSs.

9.2 Typical Application

The DAC5675A-SP consists of a segmented array of NPN-transistor current sources, capable of delivering a full-scale output current up to 20 mA. Differential current switches direct the current of each current source to either one of the complementary output nodes IOUT1 or IOUT2. The complementary current output enables differential operation, canceling out common-mode noise sources (digital feed through, on-chip, and PCB noise), dc offsets, and even order distortion components, and doubling signal output power.




Figure 22. Typical Application Schematic

9.2.1 Design Requirements



For this design example, use the parameters listed in [Table 1](#) as the input parameters.

Table 1. Design Parameters

Design Parameter	Example Value
Cest	0.1 μF
Rbias	1 k Ω
RT	200 Ω
Rload	50 Ω

9.2.2 Detailed Design Procedure

The DAC5675A-SP can be easily configured to drive a doubly-terminated 50- Ω cable using a properly selected transformer. Figure 23 and Figure 24 show the 1:1 and 4:1 impedance ratio configuration, respectively. These configurations provide maximum rejection of common-mode noise sources and even-order distortion components, thereby doubling the power of the DAC to the output. The center tap on the primary side of the transformer is terminated to AV_{DD} , enabling a dc-current flow for both IOUT1 and IOUT2. Note that the ac performance of the DAC5675A-SP is optimum and specified using a 1:1 differential transformer-coupled output.


Figure 23. Driving a Doubly Terminated 50- Ω Cable Using a 1:1 Impedance Ratio Transformer

Figure 24. Driving a Doubly Terminated 50 Ω Cable Using a 4:1 Impedance Ratio Transformer

9.2.3 Application Curve




Figure 25. Spurious-Free Dynamic Range vs Frequency

10 Power Supply Recommendations

The DAC5675 uses a single 3.3-V power supply simplifying design requirements. The power supply should be filtered from any other system noise that may be present. The filtering should pay particular attention to frequencies of interest for output.

If AV_{DD} and DV_{DD} are powered from separate supplies, it is necessary to ensure that both supplies ramp simultaneously allowing for a maximum AV_{DD} to DV_{DD} differential of -0.7 V to +0.7 V to avoid stress on ESD protection diodes.

11 Layout

11.1 Layout Guidelines

- DAC output termination should be placed as close as possible to outputs.
- Keep routing for RBIAS short.
- Decoupling capacitors should be placed as close as possible to supply pins.
- Digital differential inputs must be 50 Ω to ground loosely coupled, or 100- Ω differential tightly coupled.
- Digital differential inputs must be length matched.

11.2 Layout Example




Figure 26. Top Layer

Layout Example (continued)





Figure 27. Bottom Layer

11.3 Thermal Considerations

This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly under the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends an 11.9-mm 2-board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically ground potential.

Thermal Considerations (continued)

Figure 28. Estimated Device Life at Elevated Temperatures Electromigration Fail Modes

12 Device and Documentation Support

12.1 Device Support

12.1.1 Definitions of Specifications and Terminology

ACPR	or adjacent channel power ratio is defined for a 3.84-Mcps 3GPP W-CDMA input signal measured in a 3.84-MHz bandwidth at a 5-MHz offset from the carrier with a 12-dB peak-to-average ratio.
APSSR	or analog power supply ratio is the percentage variation of full-scale output current versus a 5% variation of the analog power supply AV_{DD} from the nominal. This is a dc measurement.
DPSSR	or digital power supply ratio is the percentage variation of full-scale output current versus a 5% variation of the digital power supply DV_{DD} from the nominal. This is a dc measurement.
Gain error	is as the percentage error in the ratio between the measured full-scale output current and the value of $16 \times V_{(EXTIO)}/R_{BIAS}$. A $V_{(EXTIO)}$ of 1.25 V is used to measure the gain error with an external reference voltage applied. With an internal reference, this error includes the deviation of $V_{(EXTIO)}$ (internal bandgap reference voltage) from the typical value of 1.25 V.
Offset error	is as the percentage error in the ratio of the differential output current (IOUT1-IOUT2) and half of the full-scale output current for input code 8192.
SINAD	is the ratio of the RMS value of the fundamental output signal to the RMS sum of all other spectral components below the Nyquist frequency, including noise and harmonics, but excluding dc.
SNR	is the ratio of the RMS value of the fundamental output signal to the RMS sum of all other spectral components below the Nyquist frequency, including noise, but excluding the first six harmonics and dc.
THD	is the ratio of the RMS sum of the first six harmonic components to the RMS value of the fundamental output signal.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.


This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

HFG (S-CQFP-F52)

CERAMIC QUAD FLATPACK WITH NCTB



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier.
 - This package is hermetically sealed with a metal lid.
 - The leads are gold plated and can be solderdipped.
 - Leads not shown for clarity purposes.
 - Lid and heat sink are connected to GND leads.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-0720401VXC	ACTIVE	CFP	HFG	52	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-0720401VX C DAC5675AMHFG-V	Samples
5962-0720402VXC	ACTIVE	CFP	HFG	52	1	TBD	Call TI	N / A for Pkg Type	0 to 0	5962-0720402VX C DAC5675AWHFG-V	Samples
DAC5675AHFG/EM	ACTIVE	CFP	HFG	52	1	TBD	Call TI	N / A for Pkg Type	25 to 25	DAC5675AHFG/EM EVAL ONLY	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DAC5675A-SP :

- Catalog: [DAC5675A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated