

## 1-Mbit (64K x 16) Static RAM

### Features

- **Temperature Ranges**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
  - Automotive-A: -40°C to 85°C
  - Automotive-E: -40°C to 125°C
- **Pin- and function-compatible with CY7C1021BV33**
- **High speed**
  - $t_{AA} = 8$  ns (Commercial & Industrial)
  - $t_{AA} = 12$  ns (Automotive)
- **CMOS for optimum speed/power**
- **Low active power: 345 mW (max.)**
- **Automatic power-down when deselected**
- **Independent control of upper and lower bits**
- **Available in Pb-free and non Pb-free 44-pin 400-Mil SOJ, 44-pin TSOP II and 48-ball FBGA packages**

### Functional Description<sup>[1]</sup>

The CY7C1021CV33 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the end of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW, and WE LOW).

The CY7C1021CV33 is available in 44-pin 400-Mil wide SOJ, 44-pin TSOP II and 48-ball FBGA packages.

### Logic Block Diagram



**Note:**

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

## Selection Guide

|                              |              | -8 | -10 | -12 | -15 | Unit |
|------------------------------|--------------|----|-----|-----|-----|------|
| Maximum Access Time          |              | 8  | 10  | 12  | 15  | ns   |
| Maximum Operating Current    | Comm'I/Ind'I | 95 | 90  | 85  | 80  | mA   |
|                              | Automotive-A |    |     |     | 80  | mA   |
|                              | Automotive-E |    |     | 90  |     | mA   |
| Maximum CMOS Standby Current | Comm'I/Ind'I | 5  | 5   | 5   | 5   | mA   |
|                              | Automotive-A |    |     |     | 5   | mA   |
|                              | Automotive-E |    |     | 10  |     | mA   |

## Pin Configurations<sup>[2]</sup>

**SOJ/TSOP II**  
Top View

|                  |    |    |                   |
|------------------|----|----|-------------------|
| A <sub>4</sub>   | 1  | 44 | A <sub>5</sub>    |
| A <sub>3</sub>   | 2  | 43 | A <sub>6</sub>    |
| A <sub>2</sub>   | 3  | 42 | A <sub>7</sub>    |
| A <sub>1</sub>   | 4  | 41 | OE                |
| A <sub>0</sub>   | 5  | 40 | BHE               |
| CE               | 6  | 39 | BLE               |
| I/O <sub>1</sub> | 7  | 38 | I/O <sub>16</sub> |
| I/O <sub>2</sub> | 8  | 37 | I/O <sub>15</sub> |
| I/O <sub>3</sub> | 9  | 36 | I/O <sub>14</sub> |
| I/O <sub>4</sub> | 10 | 35 | I/O <sub>13</sub> |
| V <sub>CC</sub>  | 11 | 34 | V <sub>SS</sub>   |
| V <sub>SS</sub>  | 12 | 33 | V <sub>CC</sub>   |
| I/O <sub>5</sub> | 13 | 32 | I/O <sub>12</sub> |
| I/O <sub>6</sub> | 14 | 31 | I/O <sub>11</sub> |
| I/O <sub>7</sub> | 15 | 30 | I/O <sub>10</sub> |
| I/O <sub>8</sub> | 16 | 29 | I/O <sub>9</sub>  |
| WE               | 17 | 28 | NC                |
| A <sub>15</sub>  | 18 | 27 | A <sub>8</sub>    |
| A <sub>14</sub>  | 19 | 26 | A <sub>9</sub>    |
| A <sub>13</sub>  | 20 | 25 | A <sub>10</sub>   |
| A <sub>12</sub>  | 21 | 24 | A <sub>11</sub>   |
| NC               | 22 | 23 | NC                |

**48-ball FBGA**  
Top View

|                   |                   |                 |                 |                  |                  |   |
|-------------------|-------------------|-----------------|-----------------|------------------|------------------|---|
| 1                 | 2                 | 3               | 4               | 5                | 6                |   |
| BLE               | OE                | A <sub>0</sub>  | A <sub>1</sub>  | A <sub>2</sub>   | NC               | A |
| I/O <sub>8</sub>  | BHE               | A <sub>3</sub>  | A <sub>4</sub>  | CE               | I/O <sub>0</sub> | B |
| I/O <sub>9</sub>  | I/Q <sub>10</sub> | A <sub>5</sub>  | A <sub>6</sub>  | I/O <sub>2</sub> | I/O <sub>1</sub> | C |
| V <sub>SS</sub>   | I/Q <sub>11</sub> | NC              | A <sub>7</sub>  | I/O <sub>3</sub> | V <sub>CC</sub>  | D |
| V <sub>CC</sub>   | I/Q <sub>12</sub> | NC              | NC              | I/O <sub>4</sub> | V <sub>SS</sub>  | E |
| I/Q <sub>14</sub> | I/Q <sub>13</sub> | A <sub>14</sub> | A <sub>15</sub> | I/Q <sub>5</sub> | I/Q <sub>6</sub> | F |
| I/Q <sub>15</sub> | NC                | A <sub>12</sub> | A <sub>13</sub> | WE               | I/O <sub>7</sub> | G |
| NC                | A <sub>8</sub>    | A <sub>9</sub>  | A <sub>10</sub> | A <sub>11</sub>  | NC               | H |

**Note:**

2. NC pins are not connected on the die.

## Pin Definitions

| Pin Name                                           | SOJ, TSOP<br>Pin Number      | BGA Pin<br>Number                                                             | I/O Type      | Description                                                                                                                                                                                                   |
|----------------------------------------------------|------------------------------|-------------------------------------------------------------------------------|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A <sub>0</sub> –A <sub>15</sub>                    | 1–5, 18–21,<br>24–27, 42–44  | A3, A4, A5,<br>B3, B4, C3,<br>C4, D4, H2,<br>H3, H4, H5,<br>G3, G4, F3,<br>F4 | Input         | <b>Address Inputs</b> used to select one of the address locations.                                                                                                                                            |
| I/O <sub>0</sub> –I/O <sub>15</sub> <sup>[3]</sup> | 7–10, 13–16,<br>29–32, 35–38 | B6, C6, C5,<br>D5, E5, F5,<br>F6, G6, B1,<br>C1, C2, D2,<br>E2, F2, F1,<br>G1 | Input/Output  | <b>Bidirectional Data I/O lines.</b> Used as input or output lines depending on operation.                                                                                                                    |
| NC                                                 | 22, 23, 28                   | A6, D3, E3,<br>E4, G2, H1,<br>H6                                              | No Connect    | <b>No Connects.</b> Not connected to the die.                                                                                                                                                                 |
| $\overline{\text{WE}}$                             | 17                           | G5                                                                            | Input/Control | <b>Write Enable Input, active LOW.</b> When selected LOW, a Write is conducted. When deselected HIGH, a Read is conducted.                                                                                    |
| $\overline{\text{CE}}$                             | 6                            | B5                                                                            | Input/Control | <b>Chip Enable Input, active LOW.</b> When LOW, selects the chip. When HIGH, deselects the chip.                                                                                                              |
| $\overline{\text{BHE}}$ , $\overline{\text{BLE}}$  | 40, 39                       | B2, A1                                                                        | Input/Control | <b>Byte Write Select Inputs, active LOW.</b> $\overline{\text{BHE}}$ controls I/O <sub>16</sub> –I/O <sub>9</sub> , $\overline{\text{BLE}}$ controls I/O <sub>8</sub> –I/O <sub>1</sub> .                     |
| $\overline{\text{OE}}$                             | 41                           | A2                                                                            | Input/Control | <b>Output Enable, active LOW.</b> Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. |
| V <sub>SS</sub>                                    | 12, 34                       | D1, E6                                                                        | Ground        | <b>Ground for the device.</b> Should be connected to ground of the system.                                                                                                                                    |
| V <sub>CC</sub>                                    | 11, 33                       | D6, E1                                                                        | Power Supply  | <b>Power Supply inputs to the device.</b>                                                                                                                                                                     |

**Note:**

3. I/O<sub>1</sub>–I/O<sub>16</sub> for SOJ/TSOP and I/O<sub>0</sub>–I/O<sub>15</sub> for BGA packages.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -55°C to +125°C

Supply Voltage on  $V_{CC}$  Relative to GND<sup>[4]</sup> .... -0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[4]</sup> ..... -0.5V to  $V_{CC}+0.5V$

DC Input Voltage<sup>[4]</sup> ..... -0.5V to  $V_{CC}+0.5V$

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-up Current ..... >200 mA

## Operating Range

| Range         | Ambient Temperature ( $T_A$ ) | $V_{CC}$   |
|---------------|-------------------------------|------------|
| Commercial    | 0°C to +70°C                  | 3.3V ± 10% |
| Industrial    | -40°C to +85°C                |            |
| Automotive-A  | -40°C to +85°C                |            |
| Automotive -E | -40°C to +125°C               |            |

## Electrical Characteristics Over the Operating Range

| Parameter        | Description                                  | Test Conditions                                                                                                                                       |             | -8   |                       | -10  |                       | -12  |                       | -15  |                       | Unit |
|------------------|----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|------|-----------------------|------|-----------------------|------|-----------------------|------|-----------------------|------|
|                  |                                              |                                                                                                                                                       |             | Min. | Max.                  | Min. | Max.                  | Min. | Max.                  | Min. | Max.                  |      |
| V <sub>OH</sub>  | Output HIGH Voltage                          | V <sub>CC</sub> = Min.,<br>I <sub>OH</sub> = −4.0 mA                                                                                                  |             | 2.4  |                       | 2.4  |                       | 2.4  |                       | 2.4  |                       | V    |
| V <sub>OL</sub>  | Output LOW Voltage                           | V <sub>CC</sub> = Min.,<br>I <sub>OL</sub> = 8.0 mA                                                                                                   |             |      | 0.4                   |      | 0.4                   |      | 0.4                   |      | 0.4                   | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                           |                                                                                                                                                       |             | 2.0  | V <sub>CC</sub> + 0.3 | 2.0  | V <sub>CC</sub> + 0.3 | 2.0  | V <sub>CC</sub> + 0.3 | 2.0  | V <sub>CC</sub> + 0.3 | V    |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[4]</sup>             |                                                                                                                                                       |             | −0.3 | 0.8                   | −0.3 | 0.8                   | −0.3 | 0.8                   | −0.3 | 0.8                   | V    |
| I <sub>IX</sub>  | Input Leakage Current                        | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>                                                                                                                | Com'l/Ind'l | −1   | +1                    | −1   | +1                    | −1   | +1                    | −1   | +1                    | μA   |
|                  |                                              |                                                                                                                                                       | Auto-A      |      |                       |      |                       |      | −1                    | +1   |                       |      |
|                  |                                              |                                                                                                                                                       | Auto-E      |      |                       |      |                       | −12  | +12                   |      |                       |      |
| I <sub>OZ</sub>  | Output Leakage Current                       | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> ,<br>Output Disabled                                                                                           | Com'l/Ind'l | −1   | +1                    | −1   | +1                    | −1   | +1                    | −1   | +1                    | μA   |
|                  |                                              |                                                                                                                                                       | Auto-A      |      |                       |      |                       |      | −1                    | +1   |                       |      |
|                  |                                              |                                                                                                                                                       | Auto-E      |      |                       |      |                       | −12  | +12                   |      |                       |      |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current     | V <sub>CC</sub> = Max.,<br>I <sub>OUT</sub> = 0 mA,<br>f = f <sub>MAX</sub> = 1/t <sub>RC</sub>                                                       | Com'l/Ind'l |      | 95                    |      | 90                    |      | 85                    |      | 80                    | mA   |
|                  |                                              |                                                                                                                                                       | Auto-A      |      |                       |      |                       |      |                       | 80   | mA                    |      |
|                  |                                              |                                                                                                                                                       | Auto-E      |      |                       |      |                       | 90   |                       |      |                       |      |
| I <sub>SB1</sub> | Automatic CE Power-Down Current —TTL Inputs  | Max. V <sub>CC</sub> ,<br>CE ≥ V <sub>IH</sub><br>V <sub>IN</sub> ≥ V <sub>IH</sub> or<br>V <sub>IN</sub> ≤ V <sub>IL</sub> ,<br>f = f <sub>MAX</sub> | Com'l/Ind'l |      | 15                    |      | 15                    |      | 15                    |      | 15                    | mA   |
|                  |                                              |                                                                                                                                                       | Auto-A      |      |                       |      |                       |      |                       | 15   |                       |      |
|                  |                                              |                                                                                                                                                       | Auto-E      |      |                       |      |                       | 20   |                       |      |                       |      |
| I <sub>SB2</sub> | Automatic CE Power-Down Current —CMOS Inputs | Max. V <sub>CC</sub> ,<br>CE ≥ V <sub>CC</sub> − 0.3V,<br>V <sub>IN</sub> ≥ V <sub>CC</sub> − 0.3V,<br>or V <sub>IN</sub> ≤ 0.3V,<br>f = 0            | Com'l/Ind'l |      | 5                     |      | 5                     |      | 5                     |      | 5                     | mA   |
|                  |                                              |                                                                                                                                                       | Auto-A      |      |                       |      |                       |      |                       | 5    |                       |      |
|                  |                                              |                                                                                                                                                       | Auto-E      |      |                       |      |                       | 10   |                       |      |                       |      |

### Note:

4.  $V_{IL}(\text{min.}) = -2.0V$  and  $V_{IH}(\text{max.}) = V_{CC} + 0.5V$  for pulse durations of less than 20 ns.

### Capacitance<sup>[5]</sup>


| Parameter        | Description        | Test Conditions                                          | Max. | Unit |
|------------------|--------------------|----------------------------------------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.3V | 8    | pF   |
| C <sub>OUT</sub> | Output Capacitance |                                                          | 8    | pF   |

### Thermal Resistance<sup>[5]</sup>

| Parameter       | Description                              | Test Conditions                                                                                             | SOJ   | TSOP II | FBGA  | Unit |
|-----------------|------------------------------------------|-------------------------------------------------------------------------------------------------------------|-------|---------|-------|------|
| Θ <sub>JA</sub> | Thermal Resistance (Junction to Ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51 | 65.06 | 76.92   | 95.32 | °C/W |
| Θ <sub>JC</sub> | Thermal Resistance (Junction to Case)    |                                                                                                             | 34.21 | 15.86   | 10.68 | °C/W |


### AC Test Loads and Waveforms<sup>[6]</sup>

8-ns devices:




(a)

10-, 12-, 15-ns devices:




(b)



(c)

High-Z characteristics:



(d)

#### Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- AC characteristics (except High-Z) for all 8-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).

**Switching Characteristics** Over the Operating Range<sup>[7]</sup>


| Parameter                         | Description                                              | -8   |      | -10  |      | -12  |      | -15  |      | Unit |
|-----------------------------------|----------------------------------------------------------|------|------|------|------|------|------|------|------|------|
|                                   |                                                          | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |      |
| Read Cycle                        |                                                          |      |      |      |      |      |      |      |      |      |
| t <sub>power</sub> <sup>[8]</sup> | V <sub>CC</sub> (typical) to the first access            | 100  |      | 100  |      | 100  |      | 100  |      | μs   |
| t <sub>RC</sub>                   | Read Cycle Time                                          | 8    |      | 10   |      | 12   |      | 15   |      | ns   |
| t <sub>AA</sub>                   | Address to Data Valid                                    |      | 8    |      | 10   |      | 12   |      | 15   | ns   |
| t <sub>OHA</sub>                  | Data Hold from Address Change                            | 3    |      | 3    |      | 3    |      | 3    |      | ns   |
| t <sub>ACE</sub>                  | $\overline{\text{CE}}$ LOW to Data Valid                 |      | 8    |      | 10   |      | 12   |      | 15   | ns   |
| t <sub>DOE</sub>                  | $\overline{\text{OE}}$ LOW to Data Valid                 |      | 5    |      | 5    |      | 6    |      | 7    | ns   |
| t <sub>LZOE</sub>                 | $\overline{\text{OE}}$ LOW to Low-Z <sup>[9]</sup>       | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>HZOE</sub>                 | $\overline{\text{OE}}$ HIGH to High-Z <sup>[9, 10]</sup> |      | 4    |      | 5    |      | 6    |      | 7    | ns   |
| t <sub>LZCE</sub>                 | $\overline{\text{CE}}$ LOW to Low-Z <sup>[9]</sup>       | 3    |      | 3    |      | 3    |      | 3    |      | ns   |
| t <sub>HZCE</sub>                 | $\overline{\text{CE}}$ HIGH to High-Z <sup>[9, 10]</sup> |      | 4    |      | 5    |      | 6    |      | 7    | ns   |
| t <sub>PU</sub> <sup>[11]</sup>   | $\overline{\text{CE}}$ LOW to Power-Up                   | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>PD</sub> <sup>[11]</sup>   | $\overline{\text{CE}}$ HIGH to Power-Down                |      | 8    |      | 10   |      | 12   |      | 15   | ns   |
| t <sub>DBE</sub>                  | Byte Enable to Data Valid                                |      | 5    |      | 5    |      | 6    |      | 7    | ns   |
| t <sub>LZBE</sub>                 | Byte Enable to Low-Z                                     | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>HZBE</sub>                 | Byte Disable to High-Z                                   |      | 4    |      | 5    |      | 6    |      | 7    | ns   |
| Write Cycle <sup>[12]</sup>       |                                                          |      |      |      |      |      |      |      |      |      |
| t <sub>WC</sub>                   | Write Cycle Time                                         | 8    |      | 10   |      | 12   |      | 15   |      | ns   |
| t <sub>SCE</sub>                  | $\overline{\text{CE}}$ LOW to Write End                  | 7    |      | 8    |      | 9    |      | 10   |      | ns   |
| t <sub>AW</sub>                   | Address Set-up to Write End                              | 7    |      | 8    |      | 9    |      | 10   |      | ns   |
| t <sub>HA</sub>                   | Address Hold from Write End                              | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>SA</sub>                   | Address Set-up to Write Start                            | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>PWE</sub>                  | $\overline{\text{WE}}$ Pulse Width                       | 6    |      | 7    |      | 8    |      | 10   |      | ns   |
| t <sub>SD</sub>                   | Data Set-up to Write End                                 | 5    |      | 5    |      | 6    |      | 8    |      | ns   |
| t <sub>HD</sub>                   | Data Hold from Write End                                 | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>LZWE</sub>                 | $\overline{\text{WE}}$ HIGH to Low-Z <sup>[9]</sup>      | 3    |      | 3    |      | 3    |      | 3    |      | ns   |
| t <sub>HZWE</sub>                 | $\overline{\text{WE}}$ LOW to High-Z <sup>[9, 10]</sup>  |      | 4    |      | 5    |      | 6    |      | 7    | ns   |
| t <sub>BW</sub>                   | Byte Enable to End of Write                              | 6    |      | 7    |      | 8    |      | 9    |      | ns   |

**Notes:**


7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
8.  $t_{\text{POWER}}$  gives the minimum amount of time that the power supply should be at typical  $V_{\text{CC}}$  values until the first memory access is performed.
9. At any given temperature and voltage condition,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$ ,  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{LZWE}}$  for any given device.
10.  $t_{\text{HZOE}}$ ,  $t_{\text{HZBE}}$ ,  $t_{\text{HZCE}}$ , and  $t_{\text{HZWE}}$  are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
11. This parameter is guaranteed by design and is not tested.
12. The internal Write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW,  $\overline{\text{WE}}$  LOW and  $\overline{\text{BHE}}/\overline{\text{BLE}}$  LOW.  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$  and  $\overline{\text{BHE}}/\overline{\text{BLE}}$  must be LOW to initiate a Write, and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.

## Switching Waveforms

### Read Cycle No. 1 (Address Transition Controlled)<sup>[13, 14]</sup>





### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[14, 15]</sup>



#### Notes:


13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BLE}$  =  $V_{IL}$ .
14.  $\overline{WE}$  is HIGH for Read cycle.
15. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

**Switching Waveforms (continued)**
**Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)<sup>[16, 17]</sup>**

**Write Cycle No. 2 ( $\overline{\text{BLE}}$  or  $\overline{\text{BHE}}$  Controlled)**

**Notes:**

16. Data I/O is high impedance if  $\overline{\text{OE}}$  or  $\overline{\text{BHE}}$  and/or  $\overline{\text{BLE}} = V_{IH}$ .  
 17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.



**Switching Waveforms** (continued)

**Write Cycle No. 3 (WE Controlled, LOW)**

**Truth Table**

| CE | OE | WE | BLE | BHE | I/O <sub>1</sub> -I/O <sub>8</sub> <sup>[3]</sup> | I/O <sub>9</sub> -I/O <sub>16</sub> <sup>[3]</sup> | Mode                       | Power                      |
|----|----|----|-----|-----|---------------------------------------------------|----------------------------------------------------|----------------------------|----------------------------|
| H  | X  | X  | X   | X   | High-Z                                            | High-Z                                             | Power-down                 | Standby (I <sub>SB</sub> ) |
| L  | L  | H  | L   | L   | Data Out                                          | Data Out                                           | Read – All bits            | Active (I <sub>CC</sub> )  |
|    |    |    | L   | H   | Data Out                                          | High-Z                                             | Read – Lower bits only     | Active (I <sub>CC</sub> )  |
|    |    |    | H   | L   | High-Z                                            | Data Out                                           | Read – Upper bits only     | Active (I <sub>CC</sub> )  |
| L  | X  | L  | L   | L   | Data In                                           | Data In                                            | Write – All bits           | Active (I <sub>CC</sub> )  |
|    |    |    | L   | H   | Data In                                           | High-Z                                             | Write – Lower bits only    | Active (I <sub>CC</sub> )  |
|    |    |    | H   | L   | High-Z                                            | Data In                                            | Write – Upper bits only    | Active (I <sub>CC</sub> )  |
| L  | H  | H  | X   | X   | High-Z                                            | High-Z                                             | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |
| L  | X  | X  | H   | H   | High-Z                                            | High-Z                                             | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |


**Ordering Information**

| Speed (ns) | Ordering Code       | Package Diagram | Package Type                          | Operating Range |
|------------|---------------------|-----------------|---------------------------------------|-----------------|
| 8          | CY7C1021CV33-8VXC   | 51-85082        | 44-pin (400-Mil) Molded SOJ (Pb-free) | Commercial      |
|            | CY7C1021CV33-8ZXC   |                 | 44-pin TSOP Type II (Pb-free)         |                 |
|            | CY7C1021CV33-8BAXC  | 51-85096        | 48-ball FBGA (Pb-free)                |                 |
| 10         | CY7C1021CV33-10VC   | 51-85082        | 44-pin (400-Mil) Molded SOJ           | Commercial      |
|            | CY7C1021CV33-10VXC  |                 | 44-pin (400-Mil) Molded SOJ (Pb-free) |                 |
|            | CY7C1021CV33-10ZXC  | 51-85087        | 44-pin TSOP Type II (Pb-free)         | Industrial      |
|            | CY7C1021CV33-10ZI   |                 | 44-pin TSOP Type II                   |                 |
|            | CY7C1021CV33-10ZXI  |                 | 44-pin TSOP Type II (Pb-free)         |                 |
|            | CY7C1021CV33-10BAXI | 51-85096        | 48-ball FBGA (Pb-free)                |                 |
| 12         | CY7C1021CV33-12VC   | 51-85082        | 44-pin (400-Mil) Molded SOJ           | Commercial      |
|            | CY7C1021CV33-12VXC  |                 | 44-pin (400-Mil) Molded SOJ (Pb-free) |                 |
|            | CY7C1021CV33-12VI   |                 | 44-pin (400-Mil) Molded SOJ           | Industrial      |
|            | CY7C1021CV33-12VXI  |                 | 44-pin (400-Mil) Molded SOJ (Pb-free) |                 |
|            | CY7C1021CV33-12ZXC  | 51-85087        | 44-pin TSOP Type II (Pb-free)         | Commercial      |
|            | CY7C1021CV33-12ZXI  |                 | 44-pin TSOP Type II (Pb-free)         | Industrial      |
|            | CY7C1021CV33-12BAI  | 51-85096        | 48-ball FBGA                          | Industrial      |
|            | CY7C1021CV33-12BAXI |                 | 48-ball FBGA (Pb-free)                |                 |
|            | CY7C1021CV33-12ZSE  | 51-85087        | 44-pin TSOP Type II                   | Automotive-E    |
|            | CY7C1021CV33-12ZSXE |                 | 44-pin TSOP Type II (Pb-free)         |                 |
|            | CY7C1021CV33-12VE   | 51-85082        | 44-pin (400-Mil) Molded SOJ           |                 |
|            | CY7C1021CV33-12VXE  |                 | 44-pin (400-Mil) Molded SOJ (Pb-free) |                 |
|            | CY7C1021CV33-12BAE  | 51-85096        | 48-ball FBGA                          |                 |
| 15         | CY7C1021CV33-15VXC  | 51-85082        | 44-pin (400-Mil) Molded SOJ (Pb-free) | Commercial      |
|            | CY7C1021CV33-15ZXC  | 51-85087        | 44-pin TSOP Type II (Pb-free)         | Commercial      |
|            | CY7C1021CV33-15ZI   |                 | 44-pin TSOP Type II                   | Industrial      |
|            | CY7C1021CV33-15ZXI  |                 | 44-pin TSOP Type II (Pb-free)         |                 |
|            | CY7C1021CV33-15BAXI | 51-85096        | 48-ball FBGA (Pb-free)                |                 |
|            | CY7C1021CV33-15ZSXA | 51-85087        | 44-pin TSOP Type II (Pb-free)         | Automotive-A    |


Please contact local sales representative regarding availability of these parts

## Package Diagrams

44-pin (400-Mil) Molded SOJ (51-85082)




44-pin Thin Small Outline Package Type II (51-85087)



**Package Diagrams** (continued)

**48-ball FBGA (7 x 7 x 1.2 mm) (51-85096)**



All products and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

| Document Title: CY7C1021CV33, 1-Mbit (64K x 16) Static RAM<br>Document Number: 38-05132 |         |            |                 |                                                                                                                                                                                                                                                                                                                                                |
|-----------------------------------------------------------------------------------------|---------|------------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| REV.                                                                                    | ECN NO. | Issue Date | Orig. of Change | Description of Change                                                                                                                                                                                                                                                                                                                          |
| **                                                                                      | 109472  | 12/06/01   | HGK             | New Data Sheet                                                                                                                                                                                                                                                                                                                                 |
| *A                                                                                      | 115044  | 05/08/02   | HGK             | Ram7 version C4K x 16 Async<br>Remove "Preliminary"                                                                                                                                                                                                                                                                                            |
| *B                                                                                      | 115808  | 06/25/02   | HGK             | I <sub>SB1</sub> and I <sub>CC</sub> values changed                                                                                                                                                                                                                                                                                            |
| *C                                                                                      | 120413  | 10/31/02   | DFP             | Updated BGA pin E4 to NC                                                                                                                                                                                                                                                                                                                       |
| *D                                                                                      | 238454  | See ECN    | RKF             | 1) Added Automotive Specs to Data sheet<br>2) Added Pb-free devices in the Ordering Information                                                                                                                                                                                                                                                |
| *E                                                                                      | 334398  | See ECN    | SYT             | Added Pb-free on page# 9 and 10                                                                                                                                                                                                                                                                                                                |
| *F                                                                                      | 493565  | See ECN    | NXR             | Added Automotive-A operating range<br>Corrected typo in the Pin Definition table<br>Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table<br>Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table<br>Updated the ordering information table |
| *G                                                                                      | 563963  | See ECN    | VKN             | Added t <sub>POWER</sub> spec in the AC Switching Characteristics table<br>Added footnote #8                                                                                                                                                                                                                                                   |