

CLDL/CLDPL SERIES: ULTRA HF CLOCK OSCILLATOR, LVDS, +3.3 VDC or +2.5VDC

DESCRIPTION: A crystal controlled, high frequency, highly stable oscillator, adhering to Low Voltage Differential Signaling (LVDS) Standards. The output can be Tri-stated to facilitate testing or combined multiple clocks. The device is contained in a sub-miniature, very low profile, leadless ceramic SMD package with 6 gold contact pads. This miniature oscillator is ideal for today's automated assembly environments.

APPLICATIONS AND FEATURES:

- Infiniband; Fiber Channel; SATA; 10GbE; Network Processors; SOHO Routing; Switches;
- Common Frequencies: 150 MHz; 156.25 MHz; 155.52 MHz; 161.1328 MHz; 212.5MHz; 312.5MHz
- +3.3 VDC or +2.5VDC LVDS
- Frequency Range from 150.000 to 320 MHz
- Analog multiplication
- Miniature Ceramic SMD Package Available on Tape and Reel
- Lead Free and ROHS Compliant

■ ABSOLUTE MAXIMUM RATINGS:

PARAMETER	SYMBOL	VALUE	UNIT
Operating temperature range	Ta	-40...+85	°C
Storage temperature range	T(stg)	-55...+90	°C
Supply voltage	Vcc	+4.6	VDC
Maximum Input Voltage	Vi	Vss-0.5...Vcc+0.5	VDC
Maximum Output Voltage	Vo	Vss-0.5...Vcc+0.5	VDC

■ ELECTRICAL PARAMETERS:

PARAMETER	SYMBOL	TEST CONDITIONS ¹	VALUE	UNIT
Nominal Frequency	fo		150.000 ~ 320.00**	MHz
Supply Voltage	Vcc		+3.3 or +2.5 ±5%	VDC
Supply Current	Is		80.0 MAX	mA
Output Logic Type			LVDS	
Load		Connected between Out and Complementary Out	100	Ω
Output Voltage Levels	Voh	Output logic high	1.43 Typ, 1.6 Max	VDC
	Vol	Output logic low	0.9 Min, 1.10 Typ	VDC
	Vod	Differential output	247 Min, 330 Typ, 454 Max	mV
		Differential output error	50 Max	mV
	VOS	Offset Voltage	1.125 Min, 1.25 Typ, 1.375 Max	VDC
	OS	Offset error	25 Max	mVDC
Duty Cycle	DC	Measured at 50% of Vcc	40/60 to 60/40 or 45/55 to 55/45	%
Rise / Fall Time	tr / tf	Measured at 20/80% and 80/20% Vcc Levels	0.7 TYP 1.0 MAX ²	ns
Jitter	J	Integrated Phase tji RMS, Fj = 12 kHz...20 MHz ⁵	0.3 TYP**	ps
		Integrated Phase RMS tii offset frequency 50KHz to 80MHz ⁵	0.5 TYP**	ps
		Deterministic period Jitter Dj using wavecrest analyzer ⁴	1 TYP **	ps
		Random period Jitter Rj using wavecrest analyzer ⁴	2.5 TYP **	ps
		Acumm. Peak to Peak Jitter Tp-p using wavecrest analyzer ⁴	25 TYP**	ps
Phase Noise	E(Δf)	typ. @212.5MHz ⁶	Δf=10 Hz	-65
			Δf=100 Hz	-95
			Δf=1 KHz	-125
			Δf=10 KHz	-140
			Δf=100 KHz	-145
			Δf≥1M Hz	-148
Sub Harmonics	f_sub	Load, nom, Supply nom	2X Multip.	-50
			4X Multip.	-35
Overall Frequency Stability	Δf/fc	Op. Temp., Aging, Load, Supply and Cal. Variations	±20, ±25, ±50, or ±100 MAX ³	ppm
Pin 1 Output Enabled	En	High Voltage or No Connect	0.7•Vcc MIN	VDC
Pin 1 Output Disabled	Dis	Ground	0.3•Vcc MAX	VDC

*1 Test Conditions Unless Stated Otherwise: Nominal Vcc, Nominal Load, +25 ±3°C

*2 Frequency Dependent

*3 Not All Stabilities Available With All Temperature Ranges—Please Consult Factory For Availability

*4 Measured with Wavecrest SIA-3000A 1,000,000 Hits no filtering

*5 Calculated from Agilent 5500 phase noise measurements

*6 Measured with Agilent 5500

■ PART NUMBERING SYSTEM:


SERIES	SYMMETRY	TEMPERATURE RANGE (°C)	FREQUENCY STABILITY (Overall)	FREQUENCY (MHz)
CLDL: UHF +3.3Vdc Clock with LVDS Comp. Output CLDPL: UHF +2.5Vdc Clock with LVDS Comp. Output	A: 40/60 to 60/40% T: 45/55 to 55/45%	R: 0...+50 S: 0...+70 U: -20...+70 V: -40...+85**	K: ±20 ppm** L: ±25 ppm** H: ±50 ppm J: ±100 ppm	150.000...320.000

EXAMPLE: CLDLASH-155.520

Clock Oscillator, 7x5mm Package, +3.3 VDC Supply Voltage, LVDS Output, Standard Symmetry, 0...+70°C Operating Temperature Range, ±50 ppm Total Frequency Stability, 155.520 MHz

**Above 300MHz extended temp range and ±25ppm stability may not be available, jitter may vary upon spec requirements. Please consult the factory for any custom requirements.

■ MECHANICAL PARAMETERS:



■ **REFLOW PROFILE:**