



Low Vcesat PNP Epitaxial Planar Transistor

BTB772NUJ3


BV_{CEO}	-30V
I_C	-3A

Features

- Low $V_{CE(sat)}$, typically -0.2 V at $I_C / I_B = -2A / -0.2A$
- Excellent current gain characteristics
- Complementary to BTD882NUJ3
- Pb-free lead plating and halogen-free package

Symbol

Outline

Ordering Information

Device	Package	Shipping
BTB772NUJ3-P-T3-G	TO-252 (Pb-free lead plating package)	2500 pcs / tape & reel



**Absolute Maximum Ratings** (Ta=25°C)

Parameter		Symbol	Limit	Unit
Collector-Base Voltage		V _{CBO}	-40	V
Collector-Emitter Voltage		V _{CEO}	-30	V
Emitter-Base Voltage		V _{EBO}	-12	V
Collector Current	DC	I _C	-3	A
	Pulse		-7 *1	A
Power Dissipation	Ta=25°C	P _D	1	W
	Tc=25°C		10	
Operating Junction and Storage Temperature Range		T _j ; T _{stg}	-55~+150	°C

Note : *1. Single Pulse P_w ≤ 300μs, Duty ≤ 2%.**Thermal Performance**

Parameter	Symbol	Limit	Unit
Thermal Resistance, Junction-to-Ambient, max	R _{θJA}	125	°C/W
Thermal Resistance, Junction-to-Case, max	R _{θJC}	12.5	

Characteristics (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CBO}	-40	-	-	V	I _C =-50μA, I _E =0
BV _{CEO}	-30	-	-	V	I _C =-1mA, I _B =0
BV _{EBO}	-12	-	-	V	I _E =-50μA, I _C =0
I _{CBO}	-	-	-100	nA	V _{CB} =-30V, I _E =0
I _{EBO}	-	-	-100	nA	V _{EB} =-12V, I _C =0
*V _{CE(sat)}	-	-0.2	-0.5	V	I _C =-2A, I _B =-0.2A
*V _{BE(sat)}	-	-1	-1.5	V	I _C =-2A, I _B =-0.2A
*h _{FE} 1	120	-	-	-	V _{CE} =-2V, I _C =-20mA
*h _{FE} 2	160	-	320	-	V _{CE} =-2V, I _C =-500mA
f _T	-	80	-	MHz	V _{CE} =-5V, I _E =-0.1A, f=100MHz
Cob	-	26	-	pF	V _{CB} =-10V, f=1MHz


*Pulse Test : Pulse Width ≤ 380μs, Duty Cycle ≤ 2%

Classification Of h_{FE} 2


Rank	P
Range	180~320

Typical Characteristics


Emitter Grounded Output Characteristics




Emitter Grounded Output Characteristics




Emitter Grounded Output Characteristics




Emitter Grounded Output Characteristics



Current Gain vs Collector Current




Current Gain vs Collector Current




Typical Characteristics(Cont.)


Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Capacitance vs Reverse-Biased Voltage




Power Derating Curve




Power Derating Curve



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (TL)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

TO-252 Dimension



DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.087	0.094	2.200	2.400	e	0.086	0.094	2.186	2.386
A1	0.000	0.005	0.000	0.127	e1	0.172	0.188	4.372	4.772
B	0.039	0.048	0.990	1.210	H	0.163	REF	4.140	REF
b	0.026	0.034	0.660	0.860	K	0.190	REF	4.830	REF
b1	0.026	0.034	0.660	0.860	L	0.386	0.409	9.800	10.400
C	0.018	0.023	0.460	0.580	L1	0.114	REF	2.900	REF
C1	0.018	0.023	0.460	0.580	L2	0.055	0.067	1.400	1.700
D	0.256	0.264	6.500	6.700	L3	0.024	0.039	0.600	1.000
D1	0.201	0.215	5.100	5.460	P	0.030	REF	0.750	REF
E	0.236	0.244	6.000	6.200	V	0.211	REF	5.350	REF

Notes: 1.Controlling dimension: millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead : Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.