



bq241xx Synchronous Switched-Mode, Li-Ion and Li-Polymer Charge-Management IC With Integrated Power FETs (bqSWITCHER™)

1 Features

- Ideal For Highly Efficient Charger Designs For Single-, Two-, or Three-Cell Li-Ion and Li-Polymer Battery Packs
- bq24105 Also for LiFePO₄ Battery (see *Using bq24105 to Charge the LiFePO₄ Battery*)
- Integrated Synchronous Fixed-Frequency PWM Controller Operating at 1.1 MHz With 0% to 100% Duty Cycle
- Integrated Power FETs for Up To 2-A Charge Rate
- High-Accuracy Voltage and Current Regulation
- Available in Both Stand-Alone (Built-In Charge Management and Control) and System-Controlled (Under System Command) Versions
- Status Outputs for LED or Host Processor Interface Indicates Charge-In-Progress, Charge Completion, Fault, and AC-Adapter Present Conditions
- 20-V Maximum Voltage Rating on IN and OUT Pins
- High-Side Battery Current Sensing
- Battery Temperature Monitoring
- Automatic Sleep Mode for Low Power Consumption
- System-Controlled Version Can Be Used in NiMH and NiCd Applications
- Reverse Leakage Protection Prevents Battery Drainage
- Thermal Shutdown and Protection
- Built-In Battery Detection
- Available in 20-Pin, 3.50 mm × 4.50 mm VQFN Package

2 Applications

- Handheld Products
- Portable Media Players
- Industrial and Medical Equipment
- Portable Equipment

3 Description

The bqSWITCHER™ series are highly integrated Li-ion and Li-polymer switch-mode charge management devices targeted at a wide range of portable applications. The bqSWITCHER™ series offers integrated synchronous PWM controller and power FETs, high-accuracy current and voltage regulation, charge preconditioning, charge status, and charge termination, in a small, thermally enhanced VQFN package. The system-controlled version provides additional inputs for full charge management under system control.

The bqSWITCHER™ charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on user-selectable minimum current level. A programmable charge timer provides a safety backup for charge termination. The bqSWITCHER™ automatically restarts the charge cycle if the battery voltage falls below an internal threshold. The bqSWITCHER™ automatically enters sleep mode when V_{CC} supply is removed.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq241xx	VQFN (20)	3.50 mm × 4.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical 1-Cell Application




Table of Contents

1 Features	1	9 Application and Implementation	24
2 Applications	1	9.1 Application Information.....	24
3 Description	1	9.2 Typical Application	24
4 Revision History	2	9.3 System Examples	28
5 Device Options	4	10 Power Supply Recommendations	32
6 Pin Configuration and Functions	5	11 Layout	32
7 Specifications	6	11.1 Layout Guidelines	32
7.1 Absolute Maximum Ratings	6	11.2 Layout Example	34
7.2 ESD Ratings.....	6	11.3 Thermal Considerations.....	34
7.3 Recommended Operating Conditions.....	7	12 Device and Documentation Support	35
7.4 Thermal Information	7	12.1 Device Support.....	35
7.5 Electrical Characteristics.....	7	12.2 Documentation Support	35
7.6 Dissipation Ratings	10	12.3 Related Links	35
7.7 Typical Characteristics	10	12.4 Community Resources.....	35
8 Detailed Description	11	12.5 Trademarks	35
8.1 Overview	11	12.6 Electrostatic Discharge Caution.....	36
8.2 Functional Block Diagram	12	12.7 Glossary	36
8.3 Feature Description.....	13	13 Mechanical, Packaging, and Orderable Information	36
8.4 Device Functional Modes.....	22		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision O (March 2010) to Revision P	Page
• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1

Changes from Revision M (August 2008) to Revision N	Page
• Added part number bq24104.....	1
• Added part number bq24104 to the Ordering Information	4
• Deleted Product Preview from bq24104RHLLR	4
• Deleted Product Preview from bq24104RHLLT	4
• Added bq24104 to the Terminal Functions table.....	5
• Added part number bq24104 to the Deglitch time.....	8
• Added bq24104 to Table 2.	16
• Added part number bq24104 to Figure 16	28

Changes from Revision L (December 2007) to Revision M	Page
• Changed specifications and symbols for (cold, hot, and cutoff) temperature thresholds.....	8
• Changed equation definitions	13
• Changed equation definitions	27

Changes from Revision K (November 2007) to Revision L	Page
• Changed Added figure almost identical to Figure 3. Changed RISE2 to 20 kohms.	31
• Added Changed resistor bridge values 301 to 143, 100 to 200 Kohms.....	31

Changes from Revision J (October 2007) to Revision K
Page

• Changed From: CIU To: CDY.....	4
• Added bq24109 to V_{OREG}	7
• Added part number bq24109 to V_{LOWV}	8
• Changed Deglitch time for temperature fault, TS, bq24109 typical value From: 1000 To: 500	8
• Changed From: Single-cell or two-cell To: one-, two-, or three-cell applications. Deleted text.....	13

Changes from Revision I (August 2007) to Revision J
Page

• Added part number bq24109	1
• Added part number bq24109 to the Ordering Information	4
• Added bq24109 to the Terminal Functions table.....	5
• Added part number bq24109 to the Deglitch time.....	8
• Added bq24109 to Table 2	16

Changes from Revision H (July 2007) to Revision I
Page

• Added part number bq24103A	1
• Changed device size From: 5,5 mm x 3.5 mm To: 4,5 mm x 3.5 mm	1
• Added part number bq24103A to the Ordering Information	4
• Added bq24103A to the Terminal Functions table.	5
• Added part numbers bq24103A and bq24113A to V_{OREG}	7
• Added part number bq24103A to V_{LOWV}	8
• Added part number bq24103A to Figure 16	28

Changes from Revision G (June 2007) to Revision H
Page

• Changed Figure 1	10
• Changed Figure 2	10
• Added D1 to diode MMBZ18VALT1 in Figure 13	24
• Added D1 to diode MMBZ18VALT1 in Figure 16	28
• Added D1 to diode MMBZ18VALT1 in Figure 17	29
• Added D1 to diode MMBZ18VALT1 and Note A to Figure 18	29

Changes from Revision F (January 2007) to Revision G
Page


• Added bq24113A to the data sheet and the Ordering Information.....	4
• Added bq24113A to the Terminal Functions table.	5
• Changed bq24113A added to Figure 18	29

5 Device Options

CHARGE REGULATION VOLTAGE (V)	INTENDED APPLICATION	PART NUMBER ⁽¹⁾ ⁽²⁾ ⁽³⁾
4.2 V	Stand-alone	bq24100
1 or 2 cells selectable (CELLS pin, 4.2 V or 8.4 V)	Stand-alone	bq24103
1 or 2 cells selectable (CELLS pin, 4.2 V or 8.4 V)	Stand-alone	bq24103A
1 or 2 cells selectable (CELLS pin, 4.2 V or 8.4 V) (Blinking status pins)	Stand-alone	bq24104
Externally programmable (2.1 V to 15.5 V)	Stand-alone	bq24105
4.2 V (Blinking status pins)	Stand-alone	bq24108
		bq24109
1 or 2 cells selectable (CELLS pin, 4.2 V or 8.4 V)	System-controlled	bq24113
1 or 2 cells selectable (CELLS pin, 4.2 V or 8.4 V)	System-controlled	bq24113A
Externally programmable (2.1 V to 15.5 V)	System-controlled	bq24115

- (1) The RHL package is available in the following options:
T – taped and reeled in quantities of 250 devices per reel
R – taped and reeled in quantities of 3000 devices per reel
- (2) This product is RoHS-compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes.
- (3) $T_J = -40^{\circ}\text{C}$ to 125°C

6 Pin Configuration and Functions



bq24100, 03, 03A, 04, 05, 08, 09, 13, 13A, 15

Pin Functions

NAME	PIN					I/O	DESCRIPTION
	bq24100, bq24108, bq24109	bq24103, bq24103A bq24104	bq24105	bq24113, bq24113A	bq24115		
BAT	14	14	14	14	14	I	Battery voltage sense input. Bypass it with a 0.1 μ F capacitor to PGND if there are long inductive leads to battery.
CE	16	16	16	16	16	I	Charger enable input. This active low input, if set high, suspends charge and places the device in the low-power sleep mode. Do not pull up this input to VTSB.
CELLS		13		13		I	Available on parts with fixed output voltage. Ground or float for single-cell operation (4.2 V). For two-cell operation (8.4 V) pull up this pin with a resistor to VCC.
CMODE				7	7	I	Charge mode selection: low for precharge as set by ISET2 pin and high (pull up to VTSB or <7 V) for fast charge as set by ISET1.
FB			13		13	I	Output voltage analog feedback adjustment. Connect the output of a resistive voltage divider powered from the battery terminals to this node to adjust the output battery voltage regulation.
IN	3, 4	3, 4	3, 4	3, 4	3, 4	I	Charger input voltage.
ISET1	8	8	8	8	8	I/O	Charger current set point 1 (fast charge). Use a resistor to ground to set this value.
ISET2	9	9	9	9	9	I/O	Charge current set point 2 (precharge and termination), set by a resistor connected to ground. A low-level CMODE signal selects the ISET2 charge rate, but if the battery voltage reaches the regulation set point, bqSWITCHER™ changes to voltage regulation regardless of CMODE input.
N/C	13			19	19	-	No connection. This pin must be left floating in the application.
OUT	1	1	1	1	1	O	Charge current output inductor connection. Connect a zener TVS diode between OUT pin and PGND pin to clamp the voltage spike to protect the power MOSFETs during abnormal conditions.
	20	20	20	20	20	O	
PG	5	5	5	5	5	O	Power-good status output (open drain). The transistor turns on when a valid VCC is detected. It is turned off in the sleep mode. PG can be used to drive a LED or communicate with a host processor.
PGND	17,18	17,18	17,18	17,18	17, 18		Power ground input
SNS	15	15	15	15	15	I	Charge current-sense input. Battery current is sensed via the voltage drop developed on this pin by an external sense resistor in series with the battery pack. A 0.1- μ F capacitor to PGND is required.
STAT1	2	2	2	2	2	O	Charge status 1 (open-drain output). When the transistor turns on indicates charge in process. When it is off and with the condition of STAT2 indicates various charger conditions (See Table 1)

Pin Functions (continued)

NAME	PIN					I/O	DESCRIPTION
	bq24100, bq24108, bq24109	bq24103, bq24103A bq24104	bq24105	bq24113, bq24113A	bq24115		
STAT2	19	19	19			O	Charge status 2 (open-drain output). When the transistor turns on indicates charge is done. When it is off and with the condition of STAT1 indicates various charger conditions (See Table 1)
TS	12	12	12	12	12	I	Temperature sense input. This input monitors its voltage against an internal threshold to determine if charging is allowed. Use an NTC thermistor and a voltage divider powered from VTSB to develop this voltage. (See Figure 4)
TTC	7	7	7			I	Timer and termination control. Connect a capacitor from this node to GND to set the bqSWITCHER™ timer. When this input is low, the timer and termination detection are disabled.
VCC	6	6	6	6	6	I	Analog device input. A 0.1 μF capacitor to VSS is required.
VSS	10	10	10	10	10		Analog ground input
VTSB	11	11	11	11	11	O	TS internal bias regulator voltage. Connect capacitor (with a value between a 0.1-μF and 1-μF) between this output and VSS.
Exposed Thermal Pad	Pad	Pad	Pad	Pad	Pad		There is an internal electrical connection between the exposed thermal pad and VSS. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. The power pad can be used as a <i>star</i> ground connection between V _{SS} and PGND. A common ground plane may be used. VSS pin must be connected to ground at all times.

7 Specifications

7.1 Absolute Maximum Ratings ⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage (with respect to V _{SS})	IN, VCC		20	V
Input voltage (with respect to V _{SS} and PGND)	STAT1, STAT2, $\overline{\text{PG}}$, $\overline{\text{CE}}$, CELLS, SNS, BAT	−0.3	20	V
	OUT	−0.7	20	V
	CMODE, TS, TTC		7	V
	VTSB		3.6	V
	ISET1, ISET2		3.3	V
Voltage difference between SNS and BAT inputs (V _{SNS} − V _{BAT})			±1	V
Output sink	STAT1, STAT2, $\overline{\text{PG}}$		10	mA
Output current (average)	OUT		2.2	A
Operating free-air temperature, T _A		−40	85	°C
Junction temperature, T _J		−40	125	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds			300	°C
Storage temperature, T _{stg}		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC} and IN (Tie together)	4.35 ⁽¹⁾		16 ⁽²⁾	V
Operating junction temperature range, T_J	–40		125	°C

- (1) The IC continues to operate below V_{min} , to 3.5 V, but the specifications are not tested and not specified.
(2) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the IN or OUT pins. A *tight* layout minimizes switching noise.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		bq241xx	UNIT
		RHL (VQFN)	
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	39.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	39.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	15.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

$T_J = 0^\circ\text{C}$ to 125°C and recommended supply voltage range (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURRENTS						
I _(VCC)	V _{CC} supply current	V _{CC} > V _{CC(min)} , PWM switching	10		mA	
		V _{CC} > V _{CC(min)} , PWM NOT switching	5			
		V _{CC} > V _{CC(min)} , $\overline{CE}$ = HIGH	315		μA	
I _(SLP)	Battery discharge sleep current, (SNS, BAT, OUT, FB pins)	0°C ≤ T _J ≤ 65°C, V _{I(BAT)} = 4.2 V, V _{CC} < V _(SLP) or V _{CC} > V _(SLP) but not in charge	3.5		μA	
		0°C ≤ T _J ≤ 65°C, V _{I(BAT)} = 8.4 V, V _{CC} < V _(SLP) or V _{CC} > V _(SLP) but not in charge	5.5			
		0°C ≤ T _J ≤ 65°C, V _{I(BAT)} = 12.6 V, V _{CC} < V _(SLP) or V _{CC} > V _(SLP) but not in charge	7.7			
VOLTAGE REGULATION						
V _{OREG}	Output voltage, bq24103/03A/04/13/13A	CELLS = Low, in voltage regulation	4.2		V	
		CELLS = High, in voltage regulation	8.4			
	Output voltage, bq24100/08/09	Operating in voltage regulation	4.2			
V _{IBAT}	Feedback regulation REF for bq24105/15 only (W/FB)	I _{IBAT} = 25 nA typical into pin	2.1		V	
	Voltage regulation accuracy	T _A = 25°C	–0.5%	0.5%		
			–1%	1%		
CURRENT REGULATION - FAST CHARGE						
I _{OCHARGE}	Output current range of converter	V _{LOWV} ≤ V _{I(BAT)} < V _{O(REG)} , V _(VCC) - V _{I(BAT)} > V _(DO-MAX)	150	2000		mA
V _{IREG}	Voltage regulated across R _(SNS) Accuracy	100 mV ≤ V _{IREG} ≤ 200 mV, $V_{IREG} = \frac{1V}{RSET1} \times 1000,$ Programmed Where 5 kΩ ≤ RSET1 ≤ 10 kΩ, Select RSET1 to program V _{IREG} , V _{IREG(measured)} = I _{OCHARGE} + R _{SNS} (–10% to 10% excludes errors due to RSET1 and R _(SNS) tolerances)	–10%	10%		
V _(ISET1)	Output current set voltage	V _(LOWV) ≤ V _{I(BAT)} ≤ V _{O(REG)} , V _(VCC) ≤ V _{I(BAT)} × V _(DO-MAX)	1		V	

Electrical Characteristics (continued)

T_J = 0°C to 125°C and recommended supply voltage range (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
K _(ISET1)	Output current set factor	$V_{LOWV} \leq V_{I(BAT)} < V_{O(REG)}$, $V_{(VCC)} \leq V_{I(BAT)} + V_{(DO-MAX)}$		1000		V/A
PRECHARGE AND SHORT-CIRCUIT CURRENT REGULATION						
V _{LOWV}	Precharge to fast-charge transition voltage threshold, BAT, bq24100/03/03A/04/05/08/09 ICs only		68	71.4	75	%V _{O(REG)}
t	Deglitch time for precharge to fast charge transition,	Rising voltage; t _{RISE} , t _{FALL} = 100 ns, 2-mV overdrive	20	30	40	ms
I _{OPRECHG}	Precharge range	V _{I(BAT)} < V _{LOWV} , t < t _{PRECHG}	15		200	mA
V _(ISET2)	Precharge set voltage, ISET2	V _{I(BAT)} < V _{LOWV} , t < t _{PRECHG}		100		mV
K _(ISET2)	Precharge current set factor			1000		V/A
V _{I(REG-PRE)}	Voltage regulated across R _{SNS} -Accuracy	100 mV ≤ V _{I(REG-PRE)} ≤ 100 mV, $V_{I(REG-PRE)} = \frac{0.1V}{RSET2} \times 1000$, (PGM) Where 1.2 kΩ ≤ RSET2 ≤ 10 kΩ, Select RSET1 to program V _{I(REG-PRE)} , V _{I(REG-PRE)} (Measured) = I _{OPRE-CHG} × R _{SNS} (–20% to 20% excludes errors due to RSET1 and R _{SNS} tolerances)	–20%		20%	
CHARGE TERMINATION (CURRENT TAPER) DETECTION						
I _{TERM}	Charge current termination detection range	V _{I(BAT)} > V _{RCH}	15		200	mA
V _{TERM}	Charge termination detection set voltage, ISET2	V _{I(BAT)} > V _{RCH}		100		mV
K _(ISET2)	Termination current set factor			1000		V/A
	Charger termination accuracy	V _{I(BAT)} > V _{RCH}	–20%		20%	
t _{dg-TERM}	Deglitch time for charge termination	Both rising and falling, 2-mV overdrive t _{RISE} , t _{FALL} = 100 ns	20	30	40	ms
TEMPERATURE COMPARATOR AND VTSB BIAS REGULATOR						
% _{LTF}	Cold temperature threshold, TS, % of bias	V _{LTF} = V _{O(VTSB)} × % LTF/100	72.8%	73.5%	74.2%	
% _{HTF}	Hot temperature threshold, TS, % of bias	V _{HTF} = V _{O(VTSB)} × % HTF/100	33.7%	34.4%	35.1%	
% _{TCO}	Cutoff temperature threshold, TS, % of bias	V _{TCO} = V _{O(VTSB)} × % TCO/100	28.7%	29.3%	29.9%	
	LTF hysteresis		0.5%	1%	1.5%	
t _{dg-TS}	Deglitch time for temperature fault, TS	Both rising and falling, 2-mV overdrive t _{RISE} , t _{FALL} = 100 ns	20	30	40	ms
	Deglitch time for temperature fault, TS, bq24109, bq24104			500		
V _{O(VTSB)}	TS bias output voltage	V _{CC} > V _{IN(min)} , I _(VTSB) = 10 mA 0.1 μF ≤ C _{O(VTSB)} ≤ 1 μF		3.15		V
V _{O(VTSB)}	TS bias voltage regulation accuracy	V _{CC} > V _{IN(min)} , I _(VTSB) = 10 mA 0.1 μF ≤ C _{O(VTSB)} ≤ 1 μF	–10%		10%	
BATTERY RECHARGE THRESHOLD						
V _{RCH}	Recharge threshold voltage	Below V _{O(REG)}	75	100	125	mV/cell
t _{dg-RCH}	Deglitch time	V _{I(BAT)} < decreasing below threshold, t _{FALL} = 100 ns 10-mV overdrive	20	30	40	ms
STAT1, STAT2, AND $\overline{PG}$ OUTPUTS						
V _{OL(STATx)}	Low-level output saturation voltage, STATx	I _O = 5 mA			0.5	V
V _{OL($\overline{PG}$)}	Low-level output saturation voltage, $\overline{PG}$	I _O = 10 mA			0.1	
$\overline{CE}$ CMODE, CELLS INPUTS						
V _{IL}	Low-level input voltage	I _{IL} = 5 μA	0		0.4	V
V _{IH}	High-level input voltage	I _{IH} = 20 μA	1.3		V _{CC}	
TTC INPUT						
t _{PRECHG}	Precharge timer		1440	1800	2160	s
t _{CHARGE}	Programmable charge timer range	t _(CHG) = C _(TTC) × K _(TTC)	25		572	minutes
	Charge timer accuracy	0.01 μF ≤ C _(TTC) ≤ 0.18 μF	–10%		10%	

Electrical Characteristics (continued)

$T_J = 0^{\circ}\text{C}$ to 125°C and recommended supply voltage range (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
K _{TTC}	Timer multiplier			2.6		min/nF
C _{TTC}	Charge time capacitor range		0.01		0.22	μF
V _{TTC_EN}	TTC enable threshold voltage	V _(TTC) rising		200		mV
SLEEP COMPARATOR						
V _{SLP-ENT}	Sleep-mode entry threshold	2.3 V ≤ V _{I(OUT)} ≤ V _{OREG} , for 1 or 2 cells	V _{CC} ≤ V _{IBAT} +5 mV		V _{CC} ≤ V _{IBAT} +75 mV	V
		V _{I(OUT)} = 12.6 V, R _{IN} = 1 kΩ bq24105/15 ⁽¹⁾	V _{CC} ≤ V _{IBAT} -4 mV		V _{CC} ≤ V _{IBAT} +73 mV	
V _{SLP-EXIT}	Sleep-mode exit hysteresis,	2.3 V ≤ V _{I(OUT)} ≤ V _{OREG}	40		160	mV
t _{dg-SLP}	Deglitch time for sleep mode	V _{CC} decreasing below threshold, t _{FALL} = 100 ns, 10-mV overdrive, PMOS turns off	5			μs
		V _{CC} decreasing below threshold, t _{FALL} = 100 ns, 10-mV overdrive, STATx pins turn off	20	30	40	ms
UVLO						
V _{UVLO-ON}	IC active threshold voltage	V _{CC} rising	3.15	3.30	3.50	V
	IC active hysteresis	V _{CC} falling	120	150		mV
PWM						
	Internal P-channel MOSFET on-resistance	7 V ≤ V _{CC} ≤ V _{CC(max)}			400	mΩ
		4.5 V ≤ V _{CC} ≤ 7 V			500	
	Internal N-channel MOSFET on-resistance	7 V ≤ V _{CC} ≤ V _{CC(max)}			130	
		4.5 V ≤ V _{CC} ≤ 7 V			150	
f _{OSC}	Oscillator frequency		1.1			MHz
	Frequency accuracy		−9%		9%	
D _{MAX}	Maximum duty cycle				100%	
D _{MIN}	Minimum duty cycle		0%			
t _{TOD}	Switching delay time (turn on)		20			ns
t _{synclin}	Minimum synchronous FET on time		60			ns
	Synchronous FET minimum current-off threshold ⁽²⁾		50		400	mA
BATTERY DETECTION						
I _{DETECT}	Battery detection current during time-out fault	V _{I(BAT)} < V _{OREG} − V _{RCH}	2			mA
I _{DISCHRG1}	Discharge current	V _{SHORT} < V _{I(BAT)} < V _{OREG} − V _{RCH}	400			μA
t _{DISCHRG1}	Discharge time	V _{SHORT} < V _{I(BAT)} < V _{OREG} − V _{RCH}	1			s
I _{WAKE}	Wake current	V _{SHORT} < V _{I(BAT)} < V _{OREG} − V _{RCH}	2			mA
t _{WAKE}	Wake time	V _{SHORT} < V _{I(BAT)} < V _{OREG} − V _{RCH}	0.5			s
I _{DISCHRG2}	Termination discharge current	Begins after termination detected, V _{I(BAT)} ≤ V _{OREG}	400			μA
t _{DISCHRG2}	Termination time		262			ms
OUTPUT CAPACITOR						
C _{OUT}	Required output ceramic capacitor range from SNS to PGND, between inductor and R _{SNS}		4.7	10	47	μF
C _{SNS}	Required SNS capacitor (ceramic) at SNS pin		0.1			μF
PROTECTION						
V _{OVP}	OVP threshold voltage	Threshold over V _{OREG} to turn off P-channel MOSFET, STAT1, and STAT2 during charge or termination states	110	117	121	%V _{O(REG)}
I _{LIMIT}	Cycle-by-cycle current limit		2.6	3.6	4.5	A
V _{SHORT}	Short-circuit voltage threshold, BAT	V _{I(BAT)} falling	1.95	2	2.05	V/cell

(1) For bq24105 and bq24115 only. R_{IN} is connected between IN and PGND pins and needed to ensure sleep entry.

(2) N-channel always turns on for approximately 60 ns and then turns off if current is too low.

Electrical Characteristics (continued)

$T_J = 0^\circ\text{C}$ to 125°C and recommended supply voltage range (unless otherwise stated)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{SHORT} Short-circuit current	$V_{\text{I(BAT)}} \leq V_{\text{SHORT}}$	35		65	mA
T_{SHTDWN} Thermal trip			165		$^\circ\text{C}$
Thermal hysteresis			10		$^\circ\text{C}$

7.6 Dissipation Ratings

PACKAGE	θ_{JA}	θ_{JC}	$T_A < 40^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 40^\circ\text{C}$
RHL ⁽¹⁾	46.87 $^\circ\text{C/W}$	2.5 $^\circ\text{C/W}$	1.81 W	0.021 W/ $^\circ\text{C}$

(1) This data is based on using the JEDEC High-K board, and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2x3 via matrix.

7.7 Typical Characteristics




Figure 1. Efficiency vs Charge Current




Figure 2. Efficiency vs Charge Current

8 Detailed Description

8.1 Overview

The bqSWITCHER™ supports a precision Li-ion or Li-polymer charging system for single cell or two cell applications. The device has a battery detect scheme that allows it to automatically detect the presence and absence of a battery. When the battery is detected, charging begins in one of three phases (depending upon battery voltage): precharge, constant current (fast-charge current regulation), and constant voltage (fast-charge voltage regulation). The device will terminate charging when the termination current threshold has been reached and will begin a recharge cycle when the battery voltage has dropped below the recharge threshold (V_{RCG}). Precharge, constant current, and termination current can be configured through the ISET1 and ISET2 pins, allowing for flexibility in battery charging profile. During charging, the integrated fault monitors of the device, such as battery short detection (V_{SHORT}), thermal shutdown (internal $T_{SHUTDOWN}$ and TS pin), and safety timer expiration (TTC pin), ensure battery safety.

bqSWITCHER™ has three status pins (STAT1, STAT2, and $\overline{PG}$) to indicate the charging status and input voltage (AC adapter) status. These pins can be used to drive LEDs or communicate with a host processor.





Figure 3. Typical Charging Profile

8.2 Functional Block Diagram



*Patent Pending #36889

8.3 Feature Description

8.3.1 PWM Controller

The bq241xx provides an integrated fixed 1-MHz frequency voltage-mode controller with Feed-Forward function to regulate charge current or voltage. This type of controller is used to help improve line transient response, thereby simplifying the compensation network used for both continuous and discontinuous current conduction operation. The voltage and current loops are internally compensated using a Type-III compensation scheme that provides enough phase boost for stable operation, allowing the use of small ceramic capacitors with very low ESR. There is a 0.5 V offset on the bottom of the PWM ramp to allow the device to operate between 0% to 100% duty cycle.

The internal PWM gate drive can directly control the internal PMOS and NMOS power MOSFETs. The high-side gate voltage swings from V_{CC} (when off), to $V_{CC}-6$ (when on and V_{CC} is greater than 6 V) to help reduce the conduction losses of the converter by enhancing the gate an extra volt beyond the standard 5 V. The low-side gate voltage swings from 6 V, to turn on the NMOS, down to PGND to turn it off. The bq241xx has two back to back common-drain P-MOSFETs on the high side. An input P-MOSFET prevents battery discharge when IN is lower than BAT. The second P-MOSFET behaves as the switching control FET, eliminating the need of a bootstrap capacitor.

Cycle-by-cycle current limit is sensed through the internal high-side sense FET. The threshold is set to a nominal 3.6 A peak current. The low-side FET also has a current limit that decides if the PWM Controller will operate in synchronous or non-synchronous mode. This threshold is set to 100 mA and it turns off the low-side NMOS before the current reverses, preventing the battery from discharging. Synchronous operation is used when the current of the low-side FET is greater than 100 mA to minimize power losses.

8.3.2 Temperature Qualification

The bqSWITCHER™ continuously monitors battery temperature by measuring the voltage between the TS pin and VSS pin. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The bqSWITCHER™ compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the $V_{(LTF)}$ -to- $V_{(HTF)}$ thresholds. If battery temperature is outside of this range, the bqSWITCHER™ suspends charge and waits until the battery temperature is within the $V_{(LTF)}$ -to- $V_{(HTF)}$ range. During the charge cycle (both precharge and fast charge), the battery temperature must be within the $V_{(LTF)}$ -to- $V_{(TCO)}$ thresholds. If battery temperature is outside of this range, the bqSWITCHER™ suspends charge and waits until the battery temperature is within the $V_{(LTF)}$ -to- $V_{(HTF)}$ range. The bqSWITCHER™ suspends charge by turning off the PWM and holding the timer value (that is, timers are not reset during a suspend condition). Note that the bias for the external resistor divider is provided from the VTSB output. Applying a constant voltage between the $V_{(LTF)}$ -to- $V_{(HTF)}$ thresholds to the TS pin disables the temperature-sensing feature.

$$RT2 = \frac{V_{O(VTSB)} \times RTH_{COLD} \times RTH_{HOT} \times \left[\frac{1}{V_{LTF}} - \frac{1}{V_{HTF}} \right]}{RTH_{HOT} \times \left(\frac{V_{O(VTSB)}}{V_{HTF}} - 1 \right) - RTH_{COLD} \times \left(\frac{V_{O(VTSB)}}{V_{LTF}} - 1 \right)}$$

$$RT1 = \frac{\frac{V_{O(VTSB)}}{V_{LTF}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$

Where:

$$V_{LTF} = V_{O(VTSB)} \times \%_{LTF+100} / 100$$

$$V_{HTF} = V_{O(VTSB)} \times \%_{HTF+100} / 100$$
(1)

Feature Description (continued)




Figure 4. TS Pin Thresholds

8.3.3 Battery Preconditioning (Precharge)

On power up, if the battery voltage is below the V_{LOWV} threshold, the bqSWITCHER™ applies a precharge current, I_{PRECHG} , to the battery. This feature revives deeply discharged cells. The bqSWITCHER™ activates a safety timer, t_{PRECHG} , during the conditioning phase. If the V_{LOWV} threshold is not reached within the timer period, the bqSWITCHER™ turns off the charger and enunciates FAULT on the STATx pins. In the case of a FAULT condition, the bqSWITCHER™ reduces the current to I_{DETECT} . I_{DETECT} is used to detect a battery replacement condition. Fault condition is cleared by POR or battery replacement.

The magnitude of the precharge current, $I_{O(PRECHG)}$, is determined by the value of programming resistor, $R_{(ISET2)}$, connected to the ISET2 pin.

$$I_{O(PRECHG)} = \frac{K_{(ISET2)} \times V_{(ISET2)}}{(R_{(ISET2)} \times R_{(SNS)})}$$

where

- R_{SNS} is the external current-sense resistor
 - $V_{(ISET2)}$ is the output voltage of the ISET2 pin
 - $K_{(ISET2)}$ is the V/A gain factor
 - $V_{(ISET2)}$ and $K_{(ISET2)}$ are specified in the [Electrical Characteristics](#) table.
- (2)

8.3.4 Battery Charge Current

The battery charge current, $I_{O(CHARGE)}$, is established by setting the external sense resistor, $R_{(SNS)}$, and the resistor, $R_{(ISET1)}$, connected to the ISET1 pin.

In order to set the current, first choose $R_{(SNS)}$ based on the regulation threshold V_{IREG} across this resistor. The best accuracy is achieved when the V_{IREG} is between 100mV and 200mV.

$$R_{(SNS)} = \frac{V_{IREG}}{I_{OCHARGE}}$$

(3)

If the results is not a standard sense resistor value, choose the next larger value. Using the selected standard value, solve for V_{IREG} . Once the sense resistor is selected, the ISET1 resistor can be calculated using the following equation:

Feature Description (continued)

$$R_{ISET1} = \frac{K_{ISET1} \times V_{ISET1}}{R_{SNS} \times I_{CHARGE}} \quad (4)$$

8.3.5 Battery Voltage Regulation

The voltage regulation feedback occurs through the BAT pin. This input is tied directly to the positive side of the battery pack. The bqSWITCHER™ monitors the battery-pack voltage between the BAT and VSS pins. The bqSWITCHER™ is offered in a fixed single-cell voltage version (4.2 V) and as a one-cell or two-cell version selected by the CELLS input. A low or floating input on the CELLS selects single-cell mode (4.2 V) while a high-input through a resistor selects two-cell mode (8.4 V).

For the bq24105 and bq24115, the output regulation voltage is specified as:

$$V_{OREG} = \frac{(R1 + R2)}{R2} \times V_{IBAT} \quad (5)$$

where R1 and R2 are resistor divider from BAT to FB and FB to VSS, respectively.

The bq24105 and bq24115 recharge threshold voltage is specified as:

$$V_{RCH} = \frac{(R1 + R2)}{R2} \times 50 \text{ mV} \quad (6)$$

8.3.6 Charge Termination and Recharge

The bqSWITCHER™ monitors the charging current during the voltage regulation phase. Once the termination threshold, I_{TERM} , is detected, the bqSWITCHER™ terminates charge. The termination current level is selected by the value of programming resistor, $R_{(ISET2)}$, connected to the ISET2 pin.

$$I_{TERM} = \frac{K_{(ISET2)} \times V_{TERM}}{(R_{(ISET2)} \times R_{(SNS)})}$$

where

- $R_{(SNS)}$ is the external current-sense resistor
- V_{TERM} is the output of the ISET2 pin
- $K_{(ISET2)}$ is the A/V gain factor
- V_{TERM} and $K_{(ISET2)}$ are specified in the [Electrical Characteristics](#) table

As a safety backup, the bqSWITCHER™ also provides a programmable charge timer. The charge time is programmed by the value of a capacitor connected between the TTC pin and GND by the following formula:

$$t_{CHARGE} = C_{(TTC)} \times K_{(TTC)}$$

where

- $C_{(TTC)}$ is the capacitor connected to the TTC pin
- $K_{(TTC)}$ is the multiplier

A new charge cycle is initiated when one of the following conditions is detected:

- The battery voltage falls below the V_{RCH} threshold.
- Power-on reset (POR), if battery voltage is below the V_{RCH} threshold
- $\overline{CE}$ toggle
- TTC pin, described as follows.

To disable the charge termination and safety timer, the user can pull the TTC input below the V_{TTC_EN} threshold. Going above this threshold enables the termination and safety timer features and also resets the timer. Tying TTC high disables the safety timer only.

8.3.7 Sleep Mode

The bqSWITCHER™ enters the low-power sleep mode if the VCC pin is removed from the circuit. This feature prevents draining the battery during the absence of VCC.

Feature Description (continued)

8.3.8 Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in [Table 1](#). These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates that the open-drain transistor is turned off.

Table 1. Status Pins Summary

Charge State	STAT1	STAT2
Charge-in-progress	ON	OFF
Charge complete	OFF	ON
Charge suspend, timer fault, overvoltage, sleep mode, battery absent	OFF	OFF

Table 2. Status Pins Summary (bq24104, bq24108 and bq24109 Only)

Charge State	STAT1	STAT2
Battery absent	OFF	OFF
Charge-in-progress	ON	OFF
Charge complete	OFF	ON
Battery over discharge, $V_{I(BAT)} < V_{(SC)}$	ON/OFF (0.5 Hz)	OFF
Charge suspend (due to TS pin and internal thermal protection)	ON/OFF (0.5 Hz)	OFF
Precharge timer fault	ON/OFF (0.5 Hz)	OFF
Fast charge timer fault	ON/OFF (0.5 Hz)	OFF
Sleep mode	OFF	OFF

8.3.9 $\overline{PG}$ Output

The open-drain $\overline{PG}$ (power good) indicates when the AC-to-DC adapter (that is, V_{CC}) is present. The output turns on when sleep-mode exit threshold, V_{SLP_EXIT} , is detected. This output is turned off in the sleep mode. The PG pin can be used to drive an LED or communicate to the host processor.

8.3.10 $\overline{CE}$ Input (Charge Enable)

The $\overline{CE}$ digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level V_{CC} signal disables the charge. A high-to-low transition on this pin also resets all timers and fault conditions. Note that the $\overline{CE}$ pin cannot be pulled up to VTSB voltage. This may create power-up issues.

8.3.11 Timer Fault Recovery

As shown in [Figure 4](#), bqSWITCHER™ provides a recovery method to deal with timer fault conditions. The following summarizes this method.

Condition 1 $V_{I(BAT)}$ above recharge threshold ($V_{OREG} - V_{RCH}$) and timeout fault occurs.

Recovery method: bqSWITCHER™ waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge or battery removal. Once the battery falls below the recharge threshold, the bqSWITCHER™ clears the fault and enters the battery absent detection routine. A POR or $\overline{CE}$ toggle also clears the fault.

Condition 2 Charge voltage below recharge threshold ($V_{OREG} - V_{RCH}$) and timeout fault occurs

Recovery method: In this scenario, the bqSWITCHER™ applies the I_{DETECT} current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bqSWITCHER™ disables the I_{DETECT} current and executes the recovery method described in Condition 1. Once the battery falls below the recharge threshold, the bqSWITCHER™ clears the fault and enters the battery absent detection routine. A POR or $\overline{CE}$ toggle also clears the fault.

8.3.12 Output Overvoltage Protection (Applies to All Versions)

The bqSWITCHER™ provides a built-in overvoltage protection to protect the device and other components against damages if the battery voltage gets too high, as when the battery is suddenly removed. When an overvoltage condition is detected, this feature turns off the PWM and STATx pins. The fault is cleared once V_{IBAT} drops to the recharge threshold ($V_{OREG} - V_{RCH}$).

8.3.13 Functional Description For System-Controlled Version (bq2411x)

For applications requiring charge management under the host system control, the bqSWITCHER™ (bq2411x) offers a number of control functions. The following section describes these functions.

8.3.14 Precharge and Fast-Charge Control

A low-level signal on the CMODE pin forces the bqSWITCHER™ to charge at the precharge rate set on the ISET2 pin. A high-level signal forces charge at fast-charge rate as set by the ISET1 pin. If the battery reaches the voltage regulation level, V_{OREG} , the bqSWITCHER™ transitions to voltage regulation phase regardless of the status of the CMODE input.

8.3.15 Charge Termination and Safety Timers

The charge timers and termination are disabled in the system-controlled versions of the bqSWITCHER™. The host system can use the $\overline{CE}$ input to enable or disable charge. When an overvoltage condition is detected, the charger process stops, and all power FETs are turned off.

8.3.16 Battery Detection

For applications with removable battery packs, bqSWITCHER™ provides a battery absent detection scheme to reliably detect insertion and/or removal of battery packs.




Figure 5. Battery Absent Detection for bq2410x ICs only

The voltage at the BAT pin is held above the battery recharge threshold, $V_{OREG} - V_{RCH}$, by the charged battery following fast charging. When the voltage at the BAT pin falls to the recharge threshold, either by a load on the battery or due to battery removal, the bqSWITCHER™ begins a battery absent detection test. This test involves enabling a detection current, $I_{DISCHARGE1}$, for a period of $t_{DISCHARGE1}$ and checking to see if the battery voltage is below the short circuit threshold, V_{SHORT} . Following this, the wake current, I_{WAKE} is applied for a period of t_{WAKE} and the battery voltage is checked again to ensure that it is above the recharge threshold. The purpose of this current is to attempt to *close* an open battery pack protector, if one is connected to the bqSWITCHER™.

Passing both of the discharge and charge tests indicates a battery absent fault at the STAT pins. Failure of either test starts a new charge cycle. For the absent battery condition, typically the voltage on the BAT pin rises and falls between 0V and V_{OVp} thresholds indefinitely.




Figure 6. Battery Detect Timing Diagram

8.3.16.1 Battery Detection Example

In order to detect a *no battery* condition during the discharge and wake tests, the maximum output capacitance should not exceed the following:

- a. Discharge ($I_{DISCHRG1} = 400 \mu\text{A}$, $t_{DISCHRG1} = 1\text{s}$, $V_{SHORT} = 2\text{V}$)

$$C_{MAX_DIS} = \frac{I_{DISCHRG1} \times t_{DISCHRG1}}{V_{OREG} - V_{SHORT}}$$

$$C_{MAX_DIS} = \frac{400 \mu\text{A} \times 1\text{s}}{4.2\text{V} - 2\text{V}}$$

$$C_{MAX_DIS} = 182 \mu\text{F}$$

(9)

- b. Wake ($I_{WAKE} = 2\text{mA}$, $t_{WAKE} = 0.5\text{s}$, $V_{OREG} - V_{RCH} = 4.1\text{V}$)

$$C_{MAX_WAKE} = \frac{I_{WAKE} \times t_{WAKE}}{(V_{OREG} - V_{RCH}) - 0\text{V}}$$

$$C_{MAX_WAKE} = \frac{2\text{mA} \times 0.5\text{s}}{(4.2\text{V} - 0.1\text{V}) - 0\text{V}}$$

$$C_{MAX_WAKE} = 244 \mu\text{F}$$

(10)

Based on these calculations the recommended maximum output capacitance to ensure proper operation of the battery detection scheme is $100 \mu\text{F}$ which will allow for process and temperature variations.

Figure 7 shows the battery detection scheme when a battery is inserted. Channel 3 is the output signal and Channel 4 is the output current. The output signal switches between V_{OREG} and GND until a battery is inserted. Once the battery is detected, the output current increases from 0 A to 1.3 A, which is the programmed charge current for this application.




Figure 7. Battery Detection Waveform When a Battery is Inserted

Figure 8 shows the battery detection scheme when a battery is removed. Channel 3 is the output signal and Channel 4 is the output current. When the battery is removed, the output signal goes up due to the stored energy in the inductor and it crosses the $V_{OREG} - V_{RCH}$ threshold. At this point the output current goes to 0 A and the IC terminates the charge process and turns on the $I_{DISCHG2}$ for $t_{DISCHG2}$. This causes the output voltage to fall down below the $V_{OREG} - V_{RCHG}$ threshold triggering a *Battery Absent* condition and starting the battery detection scheme.




Figure 8. Battery Detection Waveform When a Battery is Removed

8.3.17 Current Sense Amplifier

BQ241xx family offers a current sense amplifier feature that translates the charge current into a DC voltage. Figure 9 is a block diagram of this feature.




Figure 9. Current Sense Amplifier

The voltage on the ISET2 pin can be used to calculate the charge current. Equation 11 shows the relationship between the ISET2 voltage and the charge current:

$$I_{\text{CHARGE}} = \frac{V_{\text{ISET2}} \times K_{(\text{ISET2})}}{R_{\text{SNS}} \times R_{\text{ISET2}}} \quad (11)$$

This feature can be used to monitor the charge current (see Figure 10) during the current regulation phase (Fastcharge only) and the voltage regulation phase. The schematic for the application circuit for this waveform is shown in Figure 13.




Figure 10. Current Sense Amplifier Charge Current Waveform

8.4 Device Functional Modes

Figure 11 shows the operational flow chart for a stand-alone charge operation.




Figure 11. Stand-Alone Version Operational Flow Chart

Device Functional Modes (continued)

Figure 12 shows the operational flow chart for a system-controlled charge operation.




Figure 12. System-Controlled Operational Flow Chart

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The bqSWITCHER™ battery charger supports precision Li-ion or Li-polymer charging system for single- or two-cell application. The design example below shows the design consideration for a 1-cell application.

9.2 Typical Application




Figure 13. Stand-Alone, 1-Cell Application

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 3.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
AC adapter voltage (VIN)	16 V
Battery charge voltage (number of cells in series)	4.2 V (1 cell)
Battery charge current (during fast charge phase)	1.33 A
Precharge and termination current	0.133 A
Safety timer	5 hours
Inductor ripple current	30% of fast charge current (0.4 A)
Charging temperature range	0°C to 45°C

9.2.2 Detailed Design Procedure

- $V_{IN} = 16\text{ V}$
 - $V_{BAT} = 4.2\text{ V}$ (1-Cell)
 - $I_{CHARGE} = 1.33\text{ A}$
 - $I_{PRECHARGE} = I_{TERM} = 133\text{ mA}$
 - Safety Timer = 5 hours
 - Inductor Ripple Current = 30% of Fast Charge Current
 - Initiate Charge Temperature = 0°C to 45°C
1. Determine the inductor value (L_{OUT}) for the specified charge current ripple:

$$\Delta I_L = I_{CHARGE} \times I_{CHARGE}^{Ripple}$$

$$L_{OUT} = \frac{V_{BAT} \times (V_{INMAX} - V_{BAT})}{V_{INMAX} \times f \times \Delta I_L}$$

$$L_{OUT} = \frac{4.2 \times (16 - 4.2)}{16 \times (1.1 \times 10^6) \times (1.33 \times 0.3)}$$

$$L_{OUT} = 7.06\text{ }\mu\text{H}$$
(12)

Set the output inductor to standard 10 μH . Calculate the total ripple current with using the 10 μH inductor:

$$\Delta I_L = \frac{V_{BAT} \times (V_{INMAX} - V_{BAT})}{V_{INMAX} \times f \times L_{OUT}}$$

$$\Delta I_L = \frac{4.2 \times (16 - 4.2)}{16 \times (1.1 \times 10^6) \times (10 \times 10^{-6})}$$

$$\Delta I_L = 0.282\text{ A}$$
(13)

Calculate the maximum output current (peak current):

$$I_{LPK} = I_{OUT} + \frac{\Delta I_L}{2}$$

$$I_{LPK} = 1.33 + \frac{0.282}{2}$$

$$I_{LPK} = 1.471\text{ A}$$
(14)

Use standard 10 μH inductor with a saturation current higher than 1.471 A. (that is, Sumida CDRH74-100)

2. Determine the output capacitor value (C_{OUT}) using 16 kHz as the resonant frequency:

$$f_0 = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$

$$C_{OUT} = \frac{1}{4\pi^2 \times f_0^2 \times L_{OUT}}$$

$$C_{OUT} = \frac{1}{4\pi^2 \times (16 \times 10^3)^2 \times (10 \times 10^{-6})}$$

$$C_{OUT} = 9.89\text{ }\mu\text{F}$$
(15)

Use standard value 10 μF , 25 V, X5R, $\pm 20\%$ ceramic capacitor (that is, Panasonic 1206 ECJ-3YB1E106M)

3. Determine the sense resistor using the following equation:

$$R_{SNS} = \frac{V_{RSNS}}{I_{CHARGE}}$$
(16)

In order to get better current regulation accuracy ($\pm 10\%$), let V_{RSNS} be between 100 mV and 200 mV. Use $V_{RSNS} = 100$ mV and calculate the value for the sense resistor.

$$R_{SNS} = \frac{100 \text{ mV}}{1.33 \text{ A}}$$

$$R_{SNS} = 0.075 \Omega \quad (17)$$

This value is not standard in resistors. If this happens, then choose the next larger value which in this case is 0.1 Ω . Using the same Equation 15 the actual V_{RSNS} will be 133 mV. Calculate the power dissipation on the sense resistor:

$$P_{RSNS} = I_{CHARGE}^2 \times R_{SNS}$$

$$P_{RSNS} = 1.33^2 \times 0.1$$

$$P_{RSNS} = 176.9 \text{ mW} \quad (18)$$

Select standard value 100 m Ω , 0.25 W 0805, 1206 or 2010 size, high precision sensing resistor. (that is., Vishay CRCW1210-0R10F)

4. Determine ISET 1 resistor using the following equation:

$$R_{ISET1} = \frac{K_{ISET1} \times V_{ISET1}}{R_{SNS} \times I_{CHARGE}}$$

$$R_{ISET1} = \frac{1000 \times 1.0}{0.1 \times 1.33}$$

$$R_{ISET1} = 7.5 \text{ k}\Omega \quad (19)$$

Select standard value 7.5 k Ω , 1/16W $\pm 1\%$ resistor (that is, Vishay CRCWD0603-7501-F)

5. Determine ISET 2 resistor using the following equation:

$$R_{ISET2} = \frac{K_{ISET2} \times V_{ISET2}}{R_{SNS} \times I_{PRECHARGE}}$$

$$R_{ISET2} = \frac{1000 \times 0.1}{0.1 \times 0.133}$$

$$R_{ISET2} = 7.5 \text{ k}\Omega \quad (20)$$

Select standard value 7.5 k Ω , 1/16W $\pm 1\%$ resistor (that is, Vishay CRCWD0603-7501-F)

6. Determine TTC capacitor (C_{TTC}) for the 5.0 hours safety timer using the following equation:

$$C_{TTC} = \frac{t_{CHARGE}}{K_{TTC}}$$

$$C_{TTC} = \frac{300 \text{ m}}{2.6 \text{ m/nF}}$$

$$C_{TTC} = 115.4 \text{ nF} \quad (21)$$

Select standard value 100 nF, 16V, X7R, $\pm 10\%$ ceramic capacitor (that is, Panasonic ECJ-1VB1C104K). Using this capacitor the actual safety timer will be 4.3 hours.

7. Determine TS resistor network for an operating temperature range from 0°C to 45°C.




Figure 14. TS Resistor Network

Assuming a 103AT NTC Thermistor on the battery pack, determine the values for RT1 and RT2 using the following equations:

$$RT2 = \frac{V_{O(VTSB)} \times RTH_{COLD} \times RTH_{HOT} \times \left[\frac{1}{V_{LTF}} - \frac{1}{V_{HTF}} \right]}{RTH_{HOT} \times \left(\frac{V_{O(VTSB)}}{V_{HTF}} - 1 \right) - RTH_{COLD} \times \left(\frac{V_{O(VTSB)}}{V_{LTF}} - 1 \right)}$$

$$RT1 = \frac{\frac{V_{O(VTSB)}}{V_{LTF}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$

Where:

$$V_{LTF} = V_{O(VTSB)} \times \%_{LTF+100} / 100$$

$$V_{HTF} = V_{O(VTSB)} \times \%_{HTF+100} / 100$$

$$RTH_{COLD} = 27.28 \text{ k}\Omega$$

$$RTH_{HOT} = 4.912 \text{ k}\Omega$$

$$RT1 = 9.31 \text{ k}\Omega$$

$$RT2 = 442 \text{ k}\Omega$$

9.2.2.1 Inductor, Capacitor, and Sense Resistor Selection Guidelines

The bqSWITCHER™ provides internal loop compensation. With this scheme, best stability occurs when LC resonant frequency, f_0 is approximately 16 kHz (8 kHz to 32 kHz). Use Equation 24 to calculate the value of the output inductor and capacitor. Table 4 provides a summary of typical component values for various charge rates.

$$f_0 = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

Table 4. Output Components Summary

CHARGE CURRENT	0.5 A	1 A	2 A
Output inductor, L_{OUT}	22 μ H	10 μ H	4.7 μ H
Output capacitor, C_{OUT}	4.7 μ F	10 μ F	22 μ F (or 2 $\times$ 10 μ F) ceramic
Sense resistor, $R_{(SNS)}$	0.2 Ω	0.1 Ω	0.05 Ω

9.2.3 Application Curve





Figure 15. Efficiency vs Charge Current

9.3 System Examples



Zener diode not needed for bq24103A and bq24104.

Figure 16. Stand-Alone, 2-Cell Application

System Examples (continued)





Figure 17. Stand-Alone, 2-Cell Application



Zener diode not needed for bq24113A.

Figure 18. System-Controlled Application

Figure 19 shows charging a battery and powering system without affecting battery charge and termination.

System Examples (continued)




Figure 19. Application Circuit for Charging a Battery and Powering a System Without Affecting Termination

The bqSWITCHER™ was designed as a stand-alone battery charger but can be easily adapted to power a system load, while considering a few minor issues.

Advantages:

1. The charger controller is based only on what current goes through the current-sense resistor (so precharge, constant current, and termination all work well), and is not affected by the system load.
2. The input voltage has been converted to a usable system voltage with good efficiency from the input.
3. Extra external FETs are not needed to switch power source to the battery.
4. The TTC pin can be grounded to disable termination and keep the converter running and the battery fully charged, or let the switcher terminate when the battery is full and then run off of the battery via the sense resistor.

Other Issues:

1. If the system load current is large (≥ 1 A), the IR drop across the battery impedance causes the battery voltage to drop below the refresh threshold and start a new charge. The charger would then terminate due to low charge current. Therefore, the charger would cycle between charging and termination. If the load is smaller, the battery would have to discharge down to the refresh threshold resulting in a much slower cycling. Note that grounding the TTC pin keeps the converter on continuously.
2. If TTC is grounded, the battery is kept at 4.2 V (not much different than leaving a fully charged battery set unloaded).
3. Efficiency declines 2-3% hit when discharging through the sense resistor to the system.

The following system example shows charging a battery and powering system without affecting battery charge and termination.

10 Power Supply Recommendations

For proper operation of bqSWITCHER™, VCC and IN (tied together) must be from 4.35 V to 16 V. Power limit for the input supply must be greater than the maximum power required for charging the battery (plus any additional load on the output of the switch-mode converter).

11 Layout

11.1 Layout Guidelines

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the power input capacitors, connected from input to PGND, should be placed as close as possible to the bqSWITCHER™. The output inductor should be placed directly above the IC and the output capacitor connected between the inductor and PGND of the IC. The intent is to minimize the current path loop area from the OUT pin through the LC filter and back to the GND pin. The sense resistor should be adjacent to the junction of the inductor and output capacitor. Route the sense leads connected across the $R_{(SNS)}$ back to the IC, close to each other (minimize loop area) or on top of each other on adjacent layers (do not route the sense leads through a high-current path). Use an optional capacitor downstream from the sense resistor if long (inductive) battery leads are used.
- Place all small-signal components (C_{TTC} , RSET1/2 and TS) close to their respective IC pin (do not place components such that routing interrupts power stage currents). All small *control* signals should be routed away from the high current paths.
- The PCB should have a ground plane (return) connected directly to the return of all components through vias (3 vias per capacitor for power-stage capacitors, 3 vias for the IC PGND, 1 via per capacitor for small-signal components). A *star* ground design approach is typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noise-coupling and ground-bounce issues. A single ground plane for this design gives good results. With this small layout and a single ground plane, there is not a ground-bounce issue, and having the components segregated minimizes coupling between signals.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be connected to the ground plane to return current through the internal low-side FET. The *thermal* vias in the IC PowerPAD™ provide the return-path connection.
- The bqSWITCHER™ is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the PCB. Full PCB design guidelines for this package are provided in the application report entitled: *QFN/SON PCB Attachment*, [SLUA271](#). Six 10-13 mil vias are a minimum number of recommended vias, placed in the IC's power pad, connecting it to a ground *thermal* plane on the opposite side of the PWB. This plane must be at the same potential as V_{SS} and PGND of this IC.
- See user's guide [SLUU200](#) for an example of a good layout.

WAVEFORMS: All waveforms are taken at Lout (IC Out pin). $V_{IN} = 7.6$ V and the battery was set to 2.6 V, 3.5 V, and 4.2 V for the three waveforms. When the top switch of the converter is *on*, the waveform is at ~7.5 V, and when *off*, the waveform is near ground. Note that the ringing on the switching edges is small. This is due to a *tight* layout (minimized loop areas), a shielded inductor (closed core), and using a low-inductive scope ground lead (that is, short with minimum loop).

Precharge: The current is low in precharge; so, the bottom synchronous FET turns off after its minimum on-time which explains the step between ≈ 0 V and -0.5 V. When the bottom FET and top FET are off, the current conducts through the body diode of the bottom FET which results in a diode drop below the ground potential. The initial negative spike is the delay turning on the bottom FET, which is to prevent shoot-through current as the top FET is turning off.

Fast Charge: This is captured during the constant-current phase. The two negative spikes are the result of the short delay when switching between the top and bottom FETs. The break-before-make action prevents current shoot-through and results in a body diode drop below ground potential during the *break* time.

Layout Guidelines (continued)

Charge during Voltage Regulation and Approaching Termination: Note that this waveform, [Figure 23](#), is similar to the precharge waveform, [Figure 21](#). The difference is that the battery voltage is higher so the duty cycle is slightly higher. The bottom FET stays on longer because there is more of a current load than during precharge; it takes longer for the inductor current to ramp down to the current threshold where the synchronous FET is disabled.




Figure 21. Precharge Waveform




Figure 22. Fast Charge Waveform




Figure 23. Voltage Regulation and Approaching Termination Waveform

11.2 Layout Example




Figure 24. bq241xx PCB Layout

11.3 Thermal Considerations

The SWITCHER is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled: *QFN/SON PCB Attachment*, [SLUA271](#).

The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\theta_{(JA)} = \frac{T_J - T_A}{P}$$

where

- T_J = chip junction temperature
- T_A = ambient temperature
- P = device power dissipation

(25)

Factors that can greatly influence the measurement and calculation of θ_{JA} include:

- Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested

The device power dissipation, P , is a function of the charge rate and the voltage drop across the internal power FET. It can be calculated from the following equation:

$$P = (V_{IN} \times I_{IN}) - (V_{BAT} \times I_{BAT})$$

(26)

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. (See [Figure 3](#)).

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- bq241xx User's Guide, [SLUU200](#)
- QFN/SON PCB Attachment, [SLUA271](#)
- Using the bq24105/25 to Charge LiFePO₄ Battery, [SLUA443](#)

12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
bq24100	Click here	Click here	Click here	Click here	Click here
bq24103	Click here	Click here	Click here	Click here	Click here
bq24103A	Click here	Click here	Click here	Click here	Click here
bq24104	Click here	Click here	Click here	Click here	Click here
bq24105	Click here	Click here	Click here	Click here	Click here
bq24108	Click here	Click here	Click here	Click here	Click here
bq24109	Click here	Click here	Click here	Click here	Click here
bq24113	Click here	Click here	Click here	Click here	Click here
bq24113A	Click here	Click here	Click here	Click here	Click here
bq24115	Click here	Click here	Click here	Click here	Click here

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

bqSWITCHER, PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24100RHLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIA	Samples
BQ24100RHLRG4	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIA	Samples
BQ24103ARHLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CKO	Samples
BQ24103ARHLRG4	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CKO	Samples
BQ24103ARHLT	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CKO	Samples
BQ24103ARHLTG4	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CKO	Samples
BQ24103RHLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CID	Samples
BQ24103RHLRG4	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CID	Samples
BQ24104RHLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NXW	Samples
BQ24104RHLT	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NXW	Samples
BQ24105RHLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIF	Samples
BQ24105RHLRG4	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIF	Samples
BQ24108RHLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIU	Samples
BQ24108RHLRG4	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIU	Samples
BQ24109RHLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CDY	Samples
BQ24109RHLT	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CDY	Samples
BQ24113ARHLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CKF	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24113ARHLRG4	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CKF	Samples
BQ24113ARHLT	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CKF	Samples
BQ24113ARHLTG4	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CKF	Samples
BQ24113RHRLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIJ	Samples
BQ24113RHRLRG4	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIJ	Samples
BQ24115RHRLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CIL	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF BQ24105 :

- Automotive: [BQ24105-Q1](#)

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24100RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24103ARHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24103ARHLT	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24103RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24104RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24104RHILT	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24105RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24108RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24109RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.3	8.0	12.0	Q1
BQ24109RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24109RHILT	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24109RHILT	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.3	8.0	12.0	Q1
BQ24113ARHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24113ARHLT	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24113RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24115RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24115RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24100RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24103ARHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24103ARHLT	VQFN	RHL	20	250	210.0	185.0	35.0
BQ24103RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24104RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24104RHLT	VQFN	RHL	20	250	210.0	185.0	35.0
BQ24105RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24108RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24109RHLR	VQFN	RHL	20	3000	370.0	355.0	55.0
BQ24109RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24109RHLT	VQFN	RHL	20	250	210.0	185.0	35.0
BQ24109RHLT	VQFN	RHL	20	250	195.0	200.0	45.0
BQ24113ARHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24113ARHLT	VQFN	RHL	20	250	210.0	185.0	35.0
BQ24113RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24115RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24115RHLR	VQFN	RHL	20	3000	370.0	355.0	55.0


GENERIC PACKAGE VIEW

RHL 20

VQFN - 1 mm max height

3.5 x 4.5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4205346/L

VQFN - 1 mm max height

[illegible]

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

VQFN - 1 mm max height

The mechanical drawing shows the bottom view of the PCB with various dimensions and features:


- Dimensions:**
 - Overall width: (3.3)
 - Top horizontal segment: (2.05)
 - Top vertical segment: 2X (1.5)
 - Left side segments: 20X (0.6), 20X (0.24), 14X (0.5)
 - Right side segments: 2X (0.4), 6X (0.525), 2X (0.75)
 - Bottom horizontal segment: 4X (0.2), 4X (0.775)
 - Bottom vertical segment: 2X (0.55)
 - Total height: (3.05) + (4.3)
- Features and Callouts:**
 - SOLDER MASK OPENING:** Points to the central rectangular area.
 - METAL UNDER SOLDER MASK:** Points to the metal pads within the solder mask opening.
 - (R0.05) TYP:** Indicates typical fillet radii at corners.
 - (Ø0.2) VIA TYP:** Indicates typical via diameters.
 - SYMM:** Symmetry lines are shown across the board.
 - Pads and Vias:** Numbered pads include 1, 2, 9, 10, 11, 12, 19, 20, and 21. Circular vias are distributed throughout the central area.

The diagram illustrates two PCB manufacturing methods:

- NON SOLDER MASK DEFINED (PREFERRED):** This method shows a central black dot representing the **EXPOSED METAL**. It is surrounded by a blue rectangular outline labeled **METAL**. The entire area is enclosed by a green rounded rectangle labeled **SOLDER MASK OPENING**. A dimension line at the top indicates a gap of **0.07 MAX ALL AROUND** between the metal and the solder mask opening.
- SOLDER MASK DEFINED:** This method shows a central black dot representing the **EXPOSED METAL**. It is surrounded by a blue dashed rectangular outline labeled **METAL UNDER SOLDER MASK**. The entire area is enclosed by a green rounded rectangle labeled **SOLDER MASK OPENING**. A dimension line at the top indicates a gap of **0.07 MIN ALL AROUND** between the metal and the solder mask opening.

4219071 / A 05/2017

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.1mm THICK STENCIL

EXPOSED PAD
 75% PRINTED COVERAGE BY AREA
 SCALE: 20X

4219071 / A 05/2017

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated