

CERAMIC SMD CRYSTAL CLOCK OSCILLATOR



5.0 x 7.0 x 1.8mm

APV SERIES

: PRELIMINARY

FEATURES:

- Low Jitter
- Low Power (2.5, 3.3V)
- Sub 1pS (12kHz - 20MHz)
- CMOS, PECL or LVDS Output

APPLICATIONS:

- SONET, Fiber Channel, SERDES
- HDTV, OBSAI, CPRI, PCI Express, 1394

STANDARD SPECIFICATIONS:

PARAMETERS	
Frequency Range	38 MHz to 640 MHz
Operating Temperature	0°C to + 70°C (see options)
Storage Temperature	-55°C to +125°C
Overall Frequency Stability	± 50 ppm max. (see options)
Supply Voltage (Vdd)	2.25V to 3.63V (2.5V to 3.3V ± 10%)
Phase Jitter RMS (12KHz-20MHz)	0.5pS Typ, 1pS Max
Period Jitter (peak to peak)	20pS typ., 30pS max up to 320 MHz; 50pS typ., 70pS max 321MHz to 640MHz
Tri-State Function	<p>For CMOS and LVDS = "1" ($V_{IH} \geq 0.7 \cdot V_{DD}$) or open: Oscillation; "0" ($V_{IL} < 0.3 \cdot V_{DD}$): No oscillation/Hi Z</p> <p>For PECL See TriState Pin Operation table P Option Standard PECL OE "0" ($V_{IL} < 0.3 \cdot V_{DD}$): or Open: Oscillation; "1" ($V_{IH} \geq 0.7 \cdot V_{DD}$): No oscillation/Hi Z</p> <p>P Option = "1" ($V_{IH} \geq 0.7 \cdot V_{DD}$) or open: Oscillation; "0" ($V_{IL} < 0.3 \cdot V_{DD}$): No oscillation/Hi Z</p>
PECL	
Supply Current (I_{DD})	65mA max (for 38MHz<F _o ≤320MHz), 90mA max (320MHz<F _o <640MHz)
Symmetry (Duty Cycle)	45% min, 50% typical, 55% max.
Output Logic High	V _{DD} -1.025V min, V _{DD} -0.880V max.
Output Logic Low	V _{DD} -1.810V min, V _{DD} -1.620V max.
Rise time	1.5ns max, 0.6nSec typical
Fall time	1.5ns max, 0.6nSec typical
CMOS	
Supply Current	30mA max (38MHz<F _o <320MHz)
Symmetry (Duty Cycle)	45% min, 50% typ, 55% max,
Rise/ Fall Time	(0.3V ~ 3.0V w/15 pF load) 0.7nS Typ.; (20%-80% w/50Ω Load) 0.3nS Typ.
LVDS	
Supply Current (I_{DD})	45mA max(for 38MHz<F _o ≤320MHz), 70mA max (320MHz<F _o <640MHz)
Output Clock Duty Cycle @ 1.25V	45% min, 50% typical, 55% max
Output Differential Voltage (V _{OD})	247mV min, 355mV typical, 454mV max
VDD Magnitude Change (ΔV _{OD})	-50mV min, 50mV max
Output High Voltage	V _{OH} = 1.6V max, 1.4V typical
Output Low Voltage	V _{OL} = 0.9V min, 1.1V typical
Offset Voltage [R _L = 100Ω]	V _{OS} = 1.125V min, 1.2V typical, 1.375V max
Offset Magnitude Voltage[R _L = 100Ω]	ΔV _{OS} = 0mV min, 3mV typical, 25mV max
Power-off Leakage (I _{OXD}) [V _{out} =VDD or GND, VDD=0V]	±10μA max, ±1μA typical
Differential Clock Rise Time (t _r) [R _L =100Ω, CL=10pF]	0.7ns typical, 1.0ns max, 0.2nS min
Differential Clock Fall Time (t _f) [R _L =100Ω, CL=10pF]	0.7ns typical, 1.0ns max, 0.2nS min



CERAMIC SMD CRYSTAL CLOCK OSCILLATOR



5.0 x 7.0 x 1.8mm

APV SERIES

: PRELIMINARY

PIN ASSIGNMENTS:

PIN #	NAME	DESCRIPTION
1	Tri-state	Tri-state
2	NC	No Connect
3	GND	Ground
4	Q	PECL, LVDS
5	$\overline{Q}$	Complimentary PECL, LVDS
6	V _{DD}	VDD Connection

MARKING:

- TUH Frequency
 T=First "ten" digit of frequency,
 U=First "unit" of frequency,
 H=First "tenth" digit of freq,
 Ex: 100 for 10.0MHz;
 143 for 14.31818 MHz

- APV ZYX (Z: Month, A to L;
 Y: Year, 5 for 2005;
 X: Traceability Code)

TRI-STATE PIN OPERATION:

OUTPUT TYPE OPTION	PIN 1 LOGIC LEVEL*	OUTPUT STATE
P	PECL	0 (Default)
		1
P1	PECL1	1
		0
V	LVDS	0
		1 (Default)
C	CMOS	0
		1 (Default)

*Connect to VDD from logic level "1", connect to ground for logic level "0".

OPTIONS AND PART IDENTIFICATION (Left blank if standard):

APVX - Frequency - Temperature - Frequency Stability - Output - Packaging

Vdd options:

Blank (3.3Vdc±10%V)
 1 (2.5Vdc±10%V)

Temperature:

E for -20°C to +70°C
 L for -40°C to +85°C

Stability options:


R for ± 25 ppm max
 S for ± 20 ppm max

Output options:


P = PECL
 P1 = PECL1
 V = LVDS
 C = CMOS

Packaging option: T for Tape and Reel
 (1,000pcs/reel)

PECL & LVDS DRAWING:



CMOS DRAWING:



PIN #	NAME
1	Tri-state
2	GND/Case
3	Output
4	Vdd

ABRACON IS
 ISO 9001 / QS 9000
 CERTIFIED

rev(3.1)-8/06



30332 Esperanza, Rancho Santa Margarita, California 92688
 tel 949-546-8000 | fax 949-546-8001 | www.abracon.com