



145 Royal Crest Court Unit 42 Markham, ON, Canada L3R 9Z4
Tel: 905-477-1166 Fax: 905-477-1782 <http://www.orientdisplay.com>

SPECIFICATION FOR LCM MODULE

MODULE NO.: AMG24064PR-G-Y6WFDY
DOC.REVISION: 00

Customer Approval:

--

	SIGNATURE	DATE
PREPARED BY (RD ENGINEER)		Aug-18-2009
PREPARED BY (QA ENGINEER)		
CHECKED BY		
APPROVED BY		

DOCUMENT REVISION HISTORY

Version	DATE	DESCRIPTION	CHANGED BY
00	Aug-18-2009	First issue	

CONTENTS

1. Functions & Features	2
2. Mechanical specifications	2
3. Block diagram	2
4. Dimensional outline	3
5. LCD Driving voltage generator and bias reference circuit	4
6. Pin description	5
7. Maximum absolute limit	6
8. Electrical characteristics	6
9. Timing characteristics	7-10
10. Reset timing	10
11. Control and display command	11
12. Backlight characteristics	12
13. Electro-optical characteristics	12
14. Precaution for using LCD/LCM	13~14
15. LCM test criteria	15-24

1. FUNCTIONS & FEATURES

1.1. Format	: 240x64 Dots
1.2. LCD mode	: STN / Positive/ Transmissvie/YG
1.3. Viewing direction	: 6 o'clock
1.4. Driving scheme	: 1/64 Duty cycle, 1/9 Bias
1.5. Power supply voltage (V _{DD})	: 3.0V
1.6. LCD driving voltage (VLCD)	: 12.0V(Reference Voltage)
1.7. Operation temp	: -10~60°C
1.8. Storage temp	: -20~70°C
1.9. Backlight color	: Edge YG
1.10. RoHS compliant	

2. MECHANICAL SPECIFICATIONS

2.1. Module size	: 134.6mm(L)*55.1mm(W) (Not include FPC)*5.8 (MAX)mm(H)
2.2. Viewing area	: 111.0mm(L)*37.0mm(W)
2.3. Dot pitch	: 0.44mm(L)*0.50mm(W)
2.4. Dot size	: 0.41mm(L)*0.47mm(W)
2.5. Weight	: Approx.

3. BLOCK DIAGRAM




Figure 1. Block diagram

Technical Drawing of AMG24064PR-G-YWFDY LCD Module

Top View Dimensions:

- Overall Width: 134.6
- Overall Height: 126.2 (HOLE)
- Plastic Backlight Width: 120.2
- LCD Area Width: 114.6
- LCD Area Height: 111 (V.A)
- Mounting Hole Spacing: 105.57 (A.A)
- Mounting Hole Diameter: $\phi 2.8$
- Mounting Hole Position: 4- $\phi 5.4$
- Mounting Hole Spacing: 6.81
- Mounting Hole Position: 4.3
- Mounting Hole Spacing: 2.8
- Mounting Hole Position: 49.5 (LCD)
- Mounting Hole Spacing: 55.1 (Plastic Backlight)
- Mounting Hole Position: 50 $\pm$ 1.0
- Mounting Hole Spacing: 31.97 (A.A)
- Mounting Hole Position: 37 (V.A)
- Mounting Hole Spacing: 41.5 (LCD)
- Mounting Hole Position: 54.7 $\pm$ 0.5
- Mounting Hole Spacing: 12.5
- Mounting Hole Position: 6 $\pm$ 0.5
- Mounting Hole Spacing: 0.5
- Mounting Hole Position: 84 $\pm$ 1.0
- Mounting Hole Spacing: 4.5
- Mounting Hole Position: 6
- Mounting Hole Spacing: 4.1
- Mounting Hole Position: 2
- Mounting Hole Spacing: 0.9
- Mounting Hole Position: 5.8 $\pm$ 0.5

Side View Dimensions:

- Overall Height: 84 $\pm$ 1.0
- Mounting Hole Spacing: 4.5
- Mounting Hole Position: 6
- Mounting Hole Spacing: 4.1
- Mounting Hole Position: 2
- Mounting Hole Spacing: 0.9
- Mounting Hole Position: 5.8 $\pm$ 0.5

Detail View Dimensions:

- Overall Width: 10.5
- Overall Height: 10.5
- Mounting Hole Spacing: 0.41
- Mounting Hole Position: 0.44
- Mounting Hole Spacing: 0.47
- Mounting Hole Position: 0.50

Pin Connections:

PIN	1	2	3	4	5	6	7	8	9	10	11	12
CONNECTION	NC	VB1-	VB1+	VB0-	VB0+	VLCD	VBMS	VSS	VDD	DB7	DB6	DB5
PIN	13	14	15	16	17	18	19	20	21	22	23	24
CONNECTION	DB4	DB3	DB2	DB1	DE0	RD(MR)	WR	CD	RST	CS	BM0	BM1

DOT SIZE SCALE 10:1

3

5. LCD Driving voltage generator and bias reference circuit




FIGURE 1: Reference circuit using internal Hi-V generator circuit




Figure 2: Reference circuit using external Bias source

NOTE: Recommended component values.

CB: 150~250xLCD load capacitance or 4.7 uF (2V). whichever is higher.

CL: 50nF~0.1uF(25V)is appropriate for most applications..

R1: 10MΩ Acts as a draining circuit when the power is abnormally shut down.

VR: 1MΩ.

R1,R2: See instructions below.

CBIAS: 10nF~0.1nF.

- The above component values are for reference only. Please optimize the values for individual requirements of each specific application.
- To ensure consistency of LCM contrast. VLCD fine tuning is highly recommended.

Since the value of R1/R2 depends strongly on the GN,PM,BR settings, and vary slightly depends on the value of VDD2,each LCM design will need to be optimized individually.

The following is the recommended procedures for selecting R1, R2 and VR values.

Step 1: adjust LCM for best contrast which CBIAS. But without R1, R2, VR.

Step 2: measure VBIAS voltage.

Step 3: select VR and R2 (recommend to start with VR=1MΩ, R2=200K)

Step 4: calculate R1 by: $R1 = R2 \times (VDD2/VBIAS - 1)$

Step 5: install R1, R2, VR . The “neutral position” of VR is at VBIAS/VDD2 .

Step 6: Test the fine tuning range by adjusting VR over the full range.

Step7 : if adjustment fang is too narrow, reduce R2,... and vise versa.

Step 8: repeat from Sept 4.

6. PIN DESCRIPTION

No.	Symbol	Function																																													
1	NC	No connect																																													
2	VB1-	LCD Bias Voltages.																																													
3	VB1+																																														
4	VB0-																																														
5	VB0+																																														
6	VLCD	Power Supply for LCD																																													
7	VBAIS	This is the reference voltage to generate the actual SEG driving voltage																																													
8	VSS	Ground																																													
9	VDD	Power supply(+3.0V)																																													
10~17	DB7~DB0	Bi-directional bus for both serial and parallel host interfaces.																																													
		<table><tr><td></td><td>BM=1X</td><td>BM=0X</td><td>BM=01</td><td>BM=00</td></tr><tr><td>D0</td><td>D0</td><td>D0/D4</td><td>SCK</td><td>SCK</td></tr><tr><td>D1</td><td>D1</td><td>D1/D5</td><td>-</td><td>-</td></tr><tr><td>D2</td><td>D2</td><td>D2/D6</td><td>-</td><td>-</td></tr><tr><td>D3</td><td>D3</td><td>D3/D7</td><td>SDA</td><td>SDA</td></tr><tr><td>D4</td><td>D4</td><td>-</td><td>-</td><td>-</td></tr><tr><td>D5</td><td>D5</td><td>-</td><td>-</td><td>-</td></tr><tr><td>D6</td><td>D6</td><td>-</td><td>S9</td><td>S8/s8uc</td></tr><tr><td>D7</td><td>D7</td><td>0</td><td>1</td><td>1</td></tr></table>		BM=1X	BM=0X	BM=01	BM=00	D0	D0	D0/D4	SCK	SCK	D1	D1	D1/D5	-	-	D2	D2	D2/D6	-	-	D3	D3	D3/D7	SDA	SDA	D4	D4	-	-	-	D5	D5	-	-	-	D6	D6	-	S9	S8/s8uc	D7	D7	0	1	1
			BM=1X	BM=0X	BM=01	BM=00																																									
		D0	D0	D0/D4	SCK	SCK																																									
		D1	D1	D1/D5	-	-																																									
		D2	D2	D2/D6	-	-																																									
D3	D3	D3/D7	SDA	SDA																																											
D4	D4	-	-	-																																											
D5	D5	-	-	-																																											
D6	D6	-	S9	S8/s8uc																																											
D7	D7	0	1	1																																											
Connect the unused pins to VDD OR VSS																																															
18	WR1	WR[1:0] controls the read/write operation of the host interface.																																													
19	WR0																																														
20	CD	Select Command or Display Data for read/write operation. ”L”: Command ”H”: Display data																																													
21	RST	Reset input pin																																													
22	CS	Chip Select.																																													
23	BM0	The interface bus mode is determined by MB[1:0] and D[7:6] by the following relationship.																																													
24	BM1		<table><tr><td>BM[1:0]</td><td>D[7:6]</td><td>MODE</td></tr><tr><td>11</td><td>Data</td><td>6800/8bit</td></tr><tr><td>10</td><td>Data</td><td>8080/8bit</td></tr><tr><td>01</td><td>0x</td><td>6800/4bit</td></tr><tr><td>00</td><td>0x</td><td>8080/4bit</td></tr><tr><td>01</td><td>10</td><td>3-wire SPI w/9-bit token.(s9:conventional)</td></tr><tr><td>00</td><td>10</td><td>4-wire SPI w/8-bit token.(s8:conventional)</td></tr><tr><td>00</td><td>11</td><td>3-or 4-wire SPI w/8-bit token.(s8ul)</td></tr></table>	BM[1:0]	D[7:6]	MODE	11	Data	6800/8bit	10	Data	8080/8bit	01	0x	6800/4bit	00	0x	8080/4bit	01	10	3-wire SPI w/9-bit token.(s9:conventional)	00	10	4-wire SPI w/8-bit token.(s8:conventional)	00	11	3-or 4-wire SPI w/8-bit token.(s8ul)																				
			BM[1:0]	D[7:6]	MODE																																										
			11	Data	6800/8bit																																										
			10	Data	8080/8bit																																										
			01	0x	6800/4bit																																										
			00	0x	8080/4bit																																										
			01	10	3-wire SPI w/9-bit token.(s9:conventional)																																										
			00	10	4-wire SPI w/8-bit token.(s8:conventional)																																										
00	11	3-or 4-wire SPI w/8-bit token.(s8ul)																																													

7. MAXIMUM ABSOLUTE LIMIT

(Voltage Reference to VSS)(for IC)

Item	Symbol	MIN	MAX	Unit
Supply Voltage for Logic	V _{DD}	-0.3	+4.0	V
Supply Voltage for LCD	V ₀	-0.3	+17.0	V
Input Voltage	V _{in}	-0.4	V _{DD} +0.5	V
Supply Current for Backlight	I _F (Ta = 25°C)	---	105	mA
Reverse Voltage for Backlight	V _R (Ta = 25°C)	---	5	V
Operating Temperature	Top	-10	60	°C
Storage Temperature	Tst	-20	70	°C

8. ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Supply for digital circuit		2.7	2.8~3.3	3.6	V
V _{DD2/3}	Supply for bias & pump		2.7	2.8~3.3	3.6	V
V _{LCD}	Charge pump output	V _{DD2/3} ≥ 2.7V, 25°C		12.5	16	V
V _D	LCD data voltage	V _{DD2/3} ≥ 2.7V, 25°C			1.53	V
V _{IL}	Input logic LOW				0.2V _{DD}	V
V _{IH}	Input logic HIGH		0.8V _{DD}			V
V _{OL}	Output logic LOW				0.2V _{DD}	V
V _{OH}	Output logic HIGH		0.8V _{DD}			V
I _{IL}	Input leakage current				1.5	μA
C _{IN}	Input capacitance			5	10	PF
C _{OUT}	Output capacitance			5	10	PF
R _{O(SEG)}	SEG output impedance	V _{LCD} = 12.5V		1.5	3	k Ω
R _{O(COM)}	COM output impedance	V _{LCD} = 9		1.5	3	k Ω
f _{LINE}	Average frame rate		69	75	--	Hz

POWER CONSUMPTION

V_{DD} = 2.7V, V_{DD2/3} = 2.7V, Bias Ratio (BR) = 10b, GN = 11b, PM = 000000b,
 Panel Loading (PL): 26~43nF, MR = 128, Bus mode = 6800, C_L = 0.1μF, C_B = 4.7μF.
 All outputs are open circuit.

Display Pattern	Conditions	Typ. (μA)	Max. (μA)
All-OFF	Bus = idle	580	870
2-pixel checker	Bus = idle	730	1095
--	Bus = idle (standby current)	--	5

9. TIMING CHARACTERISTICS




FIGURE 15: Parallel Bus Timing Characteristics (for 8080 MCU)

($2.7V \leq V_{DD} < 3.6V$, $T_a = -30$ to $+85^\circ C$)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{AS80}	CD	Address setup time		0	–	nS
t_{AH80}		Address hold time		20	–	nS
t_{CY80}		System cycle time			–	nS
		8-bit bus (read)		140		
		8-bit bus (write)		140		
		4-bit bus (read)		140		
		4-bit bus (write)		140		
t_{PWR80}	WR1	Pulse width		65	–	nS
		8-bit bus (read)		65		
		4-bit bus (read)		65		
t_{PWW80}	WR0	Pulse width		35	–	nS
		8-bit bus (write)		35		
		4-bit bus (write)		35		
t_{HPW80}	WR0, WR1	High pulse width		65	–	nS
		8-bit bus (read)		35		
		(write)		65		
		4-bit bus (read)		35		
		(write)		35		
t_{DS80}	D0~D7	Data setup time		30	–	nS
t_{DH80}		Data hold time		20	–	nS
t_{ACC80}		Read access time	$C_L = 100pF$	–	60	nS
t_{OD80}		Output disable time		12	20	nS
t_{SSA80}	CS1/CS0	Chip select setup time		10		nS
t_{CSSD80}				10		nS
t_{CSH80}				20		nS




FIGURE 16: Parallel Bus Timing Characteristics (for 6800 MCU)

($2.7V \leq V_{DD} < 3.6V$, $T_a = -30$ to $+85^\circ C$)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{AS68} t_{AH68}	CD	Address setup time Address hold time		0 20	—	nS
T_{CY68}		System cycle time 8-bit bus (read) 8-bit bus (write) 4-bit bus (read) 4-bit bus (write)		140 140 140 140	—	nS
t_{PWR68}	WR1	Pulse width 8-bit bus (read) 4-bit bus (read)		65 65	—	nS
t_{PWW68}	WR0	Pulse width 8-bit bus (write) 4-bit bus (write)		35 35	—	nS
t_{LPW68}	WR0, WR1	Low pulse width 8-bit bus (read) 8-bit bus (write) 4-bit bus (read) 4-bit bus (write)		65 35 65 35	—	nS
t_{DS68} t_{DH68}	D0~D7	Data setup time Data hold time		30 20	—	nS
t_{ACC68} t_{OD68}		Read access time Output disable time	$C_L = 100pF$	— 12	60 20	nS
t_{CSSA68} t_{CSSD68} t_{CSH68}	CS1/CS0	Chip select setup time		10 10 20		nS




FIGURE 17: Serial Bus Timing Characteristics (for S8 / S8uc)

($2.7V \leq V_{DD} < 3.6V$, $T_a = -30$ to $+85^\circ C$)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{ASS8}	CD	Address setup time		0	–	nS
t_{AHS8}		Address hold time		20	–	nS
t_{CYS8}	SCK	System cycle time		140	–	nS
t_{LPWS8}		Low pulse width		65	–	nS
t_{HPWS8}		High pulse width		65	–	nS
t_{DSS8}	SDA	Data setup time		30	–	nS
t_{DHS8}		Data hold time		20	–	nS
t_{CSSAS8}	CS	Chip select setup time		10		nS
t_{CSSDS8}				20		nS
t_{CSHS8}				10		nS




FIGURE 18: Serial Bus Timing Characteristics (for S9)

($2.7V \leq V_{DD} < 3.6V$, $T_a = -30$ to $+85^\circ C$)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{CYS9}	SCK	System cycle time		140	–	nS
t_{LPWS9}		Low pulse width		65	–	nS
t_{HPWS9}		High pulse width		65	–	nS
t_{DSS9}	SDA	Data setup time		30	–	nS
t_{DHS9}		Data hold time		20	–	nS
t_{CSSAS9}	CS	Chip select setup time		10		nS
t_{CSSDS9}				20		nS
t_{CSHS9}				10		nS




FIGURE 4.c: 3-wire Serial Interface (S9)

10. Reset Timing



Reset Characteristics

($2.7V \leq V_{DD} < 3.6V$, $T_a = -30$ to $+85^{\circ}C$)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{RW}	RST	Reset low pulse width		1000	–	nS

11. CONTROL AND DISPLAY COMMAND

The following is a list of host commands supported by UC1608

C/D: 0: Control, 1: Data

W/R: 0: Write Cycle, 1: Read Cycle

Useful Data bits

– Don't Care

	Command	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Action	Default
1	Write Data Byte	1	0	#	#	#	#	#	#	#	#	Write 1 byte	N/A
2	Read Data Byte	1	1	#	#	#	#	#	#	#	#	Read 1 byte	N/A
3	Get Status	0	1	BZ	MX	DE	RS	WA	GN1	GN0	1	Get Status	N/A
4	Set Column Address LSB	0	0	0	0	0	0	#	#	#	#	Set CA[3:0]	0
	Set Column Address MSB	0	0	0	0	0	1	#	#	#	#	Set CA[7:4]	0
5	Set Mux Rate and temperature compensation.	0	0	0	0	1	0	0	#	#	#	Set {MR, TC[1:0]}	MR: 1b TC: 00b
6	Set Power Control	0	0	0	0	1	0	1	#	#	#	Set PC[2:0]	101b
7	Set Adv. Program Control. (double byte command)	0	0	0	0	1	1	0	0	0	R	For UltraChip only. Do not use.	N/A
		0	0	#	#	#	#	#	#	#	#		
8	Set Start Line	0	0	0	1	#	#	#	#	#	#	Set SL[5:0]	0
9	Set Gain and Potentiometer (double-byte command)	0	0	1	0	0	0	0	0	0	1	Set {GN[1:0], PM[5:0]}	GN=3 PM=0
		0	0	#	#	#	#	#	#	#	#		
10	Set RAM Address Control	0	0	1	0	0	0	1	#	#	#	Set AC[2:0]	001b
11	Set All-Pixel-ON	0	0	1	0	1	0	0	1	0	#	Set DC[1]	0=disable
12	Set Inverse Display	0	0	1	0	1	0	0	1	1	#	Set DC[0]	0=disable
13	Set Display Enable	0	0	1	0	1	0	1	1	1	#	Set DC[2]	0=disable
14	Set Fixed Lines	0	0	1	0	0	1	#	#	#	#	Set FL[3:0]	0
15	Set Page Address	0	0	1	0	1	1	#	#	#	#	Set PA[3:0]	0
16	Set LCD Mapping Control	0	0	1	1	0	0	#	#	#	#	Set LC[3:0]	0
17	System Reset	0	0	1	1	1	0	0	0	1	0	System Reset	N/A
18	NOP	0	0	1	1	1	0	0	0	1	1	No operation	N/A
19	Set LCD Bias Ratio	0	0	1	1	1	0	1	0	#	#	Set BR[1:0]	10b=12
20	Reset Cursor Mode	0	0	1	1	1	0	1	1	1	0	AC[3]=0, CA=CR	N/A
21	Set Cursor Mode	0	0	1	1	1	0	1	1	1	1	AC[3]=1, CR=CA	N/A
22	Set Test Control (double byte command)	0	0	1	1	1	0	0	1	TT		For UltraChip only. Do not use.	N/A
		0	0	#	#	#	#	#	#	#	#		

* Other than commands listed above, all other bit patterns may result in undefined behavior.

12. BACK LIGHT CHARACTERISTICS

LCD Module with Edge LED Backlight

ELECTRICAL RATINGS

$T_a = 25^\circ\text{C}$



Item	Symbol	Condition	Min	Typ	Max	Unit
Forward Voltage	VF	IF=90mA	1.9	2.1	2.3	V
Reverse Current	IR	VR=5V	---	---	100	uA
Wave length	λ_p	IF=90mA	564	572	580	nm
Luminous Intensity (Without LCD)	Lv	IF=90mA	---	TBD	---	Cd/m ²
Color	Yellow-green					

NOTE: when the temperature exceed 25°C , the approved current decrease rate for Backlight change as the temperature increase is: $-0.36 \times 2\text{mA}/^\circ\text{C}$ (below 25°C , the current refer to constant, which would not change with temperature).

13. ELECTRO-OPTICAL CHARACTERISTICS

($V_{DD} = 3.0\text{V}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Condition	Min	Typ	Max	Unit
Operating Voltage for LCD	Vop	$T_a = -10^\circ\text{C}$	14.2	14.4	14.6	V
		$T_a = 25^\circ\text{C}$	13.8	14.0	14.2	
		$T_a = 60^\circ\text{C}$	13.5	13.6	13.7	
Response time	Tr	$T_a = 25^\circ\text{C}$	---	250	500	ms
	Tf		---	300	600	ms
Contrast	Cr	$T_a = 25^\circ\text{C}$	2	10	---	---
Viewing angle range	θ	$Cr \geq 2$	-35	---	+35	deg
	Φ		-35	---	+40	deg



14. PRECAUTION FOR USING LCD/LCM

After reliability test, recovery time should be 24 hours minimum. Moreover, functions, performance and appearance shall be free from remarkable deterioration within 50,000 hours(average) under ordinary operating and storage conditions room temperature ($20\pm 8^{\circ}\text{C}$), normal humidity (below 65% RH), and in the area not exposed to direct sun light. Using LCM beyond these conditions will shorten the life time.

Precaution for using LCD/LCM

LCD/LCM is assembled and adjusted with a high degree of precision. Do not attempt to make any alteration or modification. The followings should be noted.

General Precautions:

1. LCD panel is made of glass. Avoid excessive mechanical shock or applying strong pressure onto the surface of display area.
2. The polarizer used on the display surface is easily scratched and damaged. Extreme care should be taken when handling. To clean dust or dirt off the display surface, wipe gently with cotton, or other soft material soaked with isopropyl alcohol, ethyl alcohol or trichlorotrifluoroethane, do not use water, ketone or aromatics and never scrub hard.
3. Do not tamper in any way with the tabs on the metal frame.
4. Do not make any modification on the PCB without consulting Orient Display.
5. When mounting a LCM, make sure that the PCB is not under any stress such as bending or twisting. Elastomer contacts are very delicate and missing pixels could result from slight dislocation of any of the elements.
6. Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed and lose contact, resulting in missing pixels and also cause rainbow on the display.
7. Be careful not to touch or swallow liquid crystal that might leak from a damaged cell. Any liquid crystal adheres to skin or clothes, wash it off immediately with soap and water.

Static Electricity Precautions:

1. CMOS-LSI is used for the module circuit; therefore operators should be grounded whenever he/she comes into contact with the module.
2. Do not touch any of the conductive parts such as the LSI pads; the copper leads on the PCB and the interface terminals with any parts of the human body.
3. Do not touch the connection terminals of the display with bare hand; it will cause disconnection or defective insulation of terminals.
4. The modules should be kept in anti-static bags or other containers resistant to static for storage.

5. Only properly grounded soldering irons should be used.
6. If an electric screwdriver is used, it should be grounded and shielded to prevent sparks.
7. The normal static prevention measures should be observed for work clothes and working benches.
8. Since dry air is inductive to static, a relative humidity of 50-60% is recommended.

Soldering Precautions:

1. Soldering should be performed only on the I/O terminals.
2. Use soldering irons with proper grounding and no leakage.
3. Soldering temperature: $280^{\circ}\text{C} \pm 10^{\circ}\text{C}$
4. Soldering time: 3 to 4 second.
5. Use eutectic solder with resin flux filling.
6. If flux is used, the LCD surface should be protected to avoid spattering flux.
7. Flux residue should be removed.

Operation Precautions:

1. The viewing angle can be adjusted by varying the LCD driving voltage V_o .
2. Since applied DC voltage causes electro-chemical reactions, which deteriorate the display, the applied pulse waveform should be a symmetric waveform such that no DC component remains. Be sure to use the specified operating voltage.
3. Driving voltage should be kept within specified range; excess voltage will shorten display life.
4. Response time increases with decrease in temperature.
5. Display color may be affected at temperatures above its operational range.
6. Keep the temperature within the specified range usage and storage. Excessive temperature and humidity could cause polarization degradation, polarizer peel-off or generate bubbles.
7. For long-term storage over 40°C is required, the relative humidity should be kept below 60%, and avoid direct sunlight.

Limited Warranty

Orient Display LCDs and modules are not consumer products, but may be incorporated by Orient Display's customers into consumer products or components thereof, Orient Display does not warrant that its LCDs and components are fit for any such particular purpose.

1. The liability of Orient Display is limited to repair or replacement on the terms set forth below. Orient Display will not be responsible for any subsequent or consequential events or injury or damage to any personnel or user including third party personnel and/or user. Unless otherwise agreed in writing between Orient Display and the customer, Orient Display will only replace or repair any of its LCD which is found defective electrically or visually when inspected in accordance with Orient Display general LCD inspection standard . (Copies available on request)
2. No warranty can be granted if any of the precautions state in handling liquid crystal display above has been disregarded. Broken glass, scratches on polarizer mechanical damages as well as defects that are caused accelerated environment tests are excluded from warranty.

In returning the LCD/LCM, they must be properly packaged; there should be detailed description of the failures or defect.

15. LCM TEST CRITERIA

1. Objective

The criteria is made for customer and company to check on delivery LCM end product, guarantee the production quality to meet with customer's demand.

2. Range

2.1 Suit for our company's LCD end production.

3. Testing equipment

Function tester、sliding calipers、microscope、visual magnifying glass 、ESD arm protector、finger cover、label、high-low temperature experiment case 、refrigerator 、fixed-voltage power supply (DC) , table lamp and so on.

4. Sampling plan and quote superscript

4.1.1 According to GB/T 2828.1---2003/ISO2859-1:1999, normal check of one sampling plan, general level of inspection II.

Testing item	Sample quantity	AQL judgment
cosmetic	II one time sample	MA=0.4 MI=1.5
scale	N=3	C=0
function	II one time sample	MA=0.4 MI=1.5

4. 1. 2 GB/T 2828.1---2003/ISO2859-1:1999 check and count the sampling procedure and table one by one.

4. 1. 3 GB/T 1619.96 Test method of twisting out LCD device.

4. 1. 4 GB/T 12848.91 General standard of super-out LCD device.


4. 1. 5 GB2421-89 Basic experience environment of electrical and electronic products

4. 1. 6 IPC-A-610C Check condition of electrical assemblies.

5. Test condition and basis


5. 1 visual: General under the condition of $25\pm 5^{\circ}\text{C}$, $45\pm 20\%\text{RH}$, with enough light ($>300\text{cd}/\text{cm}^2$) , the distance between operator and LCD is 30cm, use the method of reflective to test is normal, the backlight products, must test under the condition of luminance smaller than $100\text{cd}/\text{cm}^2$, and lit up the backlight.

- 5.2 The test left and right direction is 45° , up and down view angle is $0-45^\circ$



(STN depends on $-20-55^\circ$) to have a test, as follows:

- 5.3 Viewing area definition



- 5.4 Naked eye examination (except with assistant of magnifying glass to do defect test) .

- 5.5 Electricity property

Testing use self-made/professional LCM test installation: contrast with the products file and designed drawing, ask for the display content and parameters accord with the document, and the result in line with the pattern


- 5.5.1 Testing voltage (V) : Refer to the requirement of test device, customer have no special statement, think the external circuit adjustable, effect controlled in agreed voltage fluctuation (without special agreement, accord to LCD driving voltage at 9V or bellowed control in $\pm 0.3V$, above 9V, at least is LCD driving voltage $\pm 3\%$) , to the products with special voltage demand, assurance display effect through circuit adjust, when necessary made the maximum and minimum receivable samples.
- 5.5.2 Power consumption of electric current (I) : refer to product document or designed blueprint identify.

6. Defective item and testing criteria

- 6.1 Scale: To the whole cosmetic scale and which could influence the assemble position , should accord to the drawing, main defect.

6. 2 capacity test:

order	item	description	MAJ	MIN	Accept standard
6. 2. 1	Segment missing	SEG/COM showed line or spot missing caused by line break/bad connection, inner short  	✓		reject
6. 2. 3	No display/no action	Normal connection, no display	✓		reject
6. 2. 4	mistake/abnormal	Accord to common scanner procedure, picture and order inconsistent with requirement	✓		reject
6. 2. 5	Viewing angle mistake	The clearest direction inconsistent with requirement	✓		reject
6. 2. 6	Display dark/light	Normal display the whole ratio too light or dark	✓		Over voltage standard ,reject
6. 2. 7	Slow reflect	Reflection of lit or off on part dose not uniform with others.	✓		reject
6. 2. 8	Show more symbol, more lines and rows	due to lack of matching unrightenousness or etched caused alignment or logo when lit display of symbols, row or line.		✓	refer to spot/line standard
6. 2. 9	light/dim segment	On the condition of normal voltage, the display contrast is not uniformed		✓	Reject or refer to samples
6. 2. 10	PI black/white spot	Poor connect in LCD lead to black/white spot in word change procedure		✓	Suspend ed screen , refer to spot/line , others OK
6. 2. 11	pinhole/white spot	ITO missing lead to picture incomplete when lit up    $d = (X+Y)/2$		✓	refer to spot/line standard

6.2.12	word deformed	Mistaken match caused the display width dose not conform to standard, then lead to convex or air leakage: $ Ia-Ib \leq 1/4W$ (W is the normal width)		✓	accept $ Ia-Ib > 1/4W$, reject
					
6.2.13	High current	LCM current exceed requirement		✓	reject

6.3 LCD visual defect


6.3.1 spot defect(controlled in viewing area, in un-viewing area, OK)

Defective item	average diameter (d)	Accept number	MAJ	MIN
Spot defect (black spot, impurity, pinhole,, contain LC defect)	$d \leq 0.2$	3		✓
	$0.2 < d \leq 0.25$	2		
	$0.25 < d \leq 0.30$	1		




6.3.2 Line defect(controlled in viewing area, in un-viewing area, OK)

Defective item	length(L)	width(W)	Accept number	MAJ	MIN
line defect (segment, impurity) 	≤ 5.0	≤ 0.02	3		✓
	≤ 3.0	≤ 0.03	3		
	≤ 3.0	≤ 0.05	1		
note: 1.when width is bigger than 0.1, it needs to handle as line defect.					

6.3.3 polarizer air bubble (controlled in viewing area, in un-viewing area, OK)

Defective item	average diameter (d)	Accept number	MAJ	MIN
polarizer air bubble、convex point 	$d \leq 0.3$	3		✓
	$0.3 < d \leq 0.5$	2		
	$0.5 < d \leq 0.8$	1		

6.3.4 Damaged(LCD edge reveal without mental frame, contain COG,H/S, deduct BL directly)

order	item	Permit standard		MAJ	MIN
6. 3. 4. 1	Conductor chips 		(mm)		✓
		X	$\leq 1/8L$		
		Y	$\leq 1/3W$		
		Z	$\leq 1/2t$		
		Accept number	2		
	When $Y \leq 0.2\text{mm}$, neglect the length of X, un-conductor chips, depend on $X \leq 1/10L$, $Y \leq 1/2W$.				
6. 3. 4. 2	chips(ITO lead position) 		(mm)	MAJ	MIN
		X	Not enter into frit or do not attach the conductor		✓
		Y			
		Z	$\leq t$		
		Accept number	2		
	Seal position refer to 6.3.4.3, do not enter into frame black edge. Chips damage the conducting, refer to 6.3.4.1				
6.3.4.3	interface seal rubber crack (outer crack) 		(mm)	MAJ	MIN
		X	$\leq 1/8 L$		✓
		Y	$\leq 1/2H$		
		z	$\leq 1/2t$		
		Accept number	2		
	Seal edge rubber inner crack conform to the standard of outer. when the back of stage cracked refer to 6.3.4.1.				
note: t---glass thickness, L---length, H---distance. W—glass stage width					

6.3.5 others

order	item	description	MAJ	MIN	Accept standard
6.3.5.1	coloration/background	One product, different color		✓	Reject or refer to limited sample

6.3.5.2	Leak ink(LC)	/	✓		reject
6.3.5.3	Without protect film	/		✓	reject

6.4 backlight components

order	item	description	MAJ	MIN	Accept standard
6.4.1	Backlight unlit, wrong color	/	✓		reject
6.4.2	Color deviation	Lit up, color differ from the sample, or do not match the drawing after testing		✓	Refer to sample and drawing
6.4.3	Brightness deviation	Lit up, lightness differ from the sample, or do not match the drawing after testing, or over the sample range of $\pm 30\%$.		✓	Refer to sample and drawing
6.4.4	LED uneven	Lit up, brightness uneven, exceed the drawing specification.		✓	Refer to sample and drawing
6.4.5	Spot/line segment	There are tainted, segment when lit up.		✓	Refer to 6.3.1/6.3.2

6.5 Mental frame

order	item	description	MAJ	MIN	Accept standard
6.5.1	material/surface	Mental frame/surface approach inconsistent with specification.	✓		reject
6.5.2	Twist un-quality/without twisting	Twist method/direction default,	✓		reject
6.5.3	oxidation, paint stripping, discoloration, dent ,segment	The surface of the mental frame dose not appear oxidation, front surface paint stripping and segment to bottom $\leq 0.8\text{mm}$, exceed 3 point, length $\leq 5.0\text{mm}$, width $\leq 0.05\text{mm}$ line defect exceed 2 point, positive dent, bubble and side surface have paint stripping and segment to bottom $\leq 1.0\text{mm}$ exceed 3 point, width $\leq 0.05\text{mm}$ line defect exceed 3 point.		✓	reject

6.5.4	prick	Prick is too long, enter into viewing area		√	reject
-------	-------	--	--	---	--------

6.6 PCB/COB part

order	item	description	MAJ	MIN	Accept standard
6.6.1	Seal rubber defect	1. COB inner round white remark line have PAD out reveal.. 2. height exceed the document/drawing specification. 3. COB seal rubber should in white remark, the largest out scale can not exceed remark radius 2MM 4. COB surface has clear lien assemble mark, some even through the pinhole. 5. COB surface pinhole diameter over 0.25mm or have tainted..		√	reject
6.6.2	PCB cosmetic defect	1. PCB golden figure surface can not have oxidation, dirt. 2. PCB can not appear bubble caused by reflow. 3. PCB green oil drop /segment lead to leak copper. Use mending, circuit diameterφ can not over 1.3mm, other diameterφ can not over 2.6mm, total less than 10 point. otherwise reject.		√	reject
6.6.3	Components mistake	1. PCB components inconsistent with drawing. Find wrong pitch, more or less pitch, polar reverse (LCD voltage side circuit/BL current limit resistance modify, only if customer have special require, otherwise do not control) 2. The JUMP of PCB shot need refer to the structure picture, appear more or less soldering. 3. customer have special require on the component, mode specification and supplier should conform to technique demand. Otherwise reject.	√	√	reject

6.7 SMT part (vague parts refer to IPC-A-610C)

Order	Item	Description	MAJ	MIN	Accept standard
6.7.1	Soldering defect	Cold solder, fake solder, missing solder, crack, tin un-dissolved		√	reject
6.7.2	Solder ball/bridge	Solder ball/bridge drop lead to spot short.		√	reject
6.7.3	DIP parts	DIP parts, keypad, connection appear flowing and tilted.		√	reject
6.7.4	Spot shape	Inner dent, can not form to cover solder or less solder, otherwise reject		√	reject
6.7.5	Component out reveal	After cutting, just left 0.5mm~2mm, can not damage solder surface and covered the component foot. Otherwise reject.		√	reject
6.7.6	Cosmetic defect	Solder residues appear tawny or coke black. PCB solder spot remained white mist residues after clean.		√	reject

6.8 Thermal press part (contain H/S, FPC)

Order	item	description	MAJ	MIN	Accept standard
6.8.1	Model specifications do not match		√		reject
6.8.2	Scale/position	Material scale must in the drawing specification range, the contact area of dielectric material and the body (ITO, PDA) should be above 1/2, and the dislocation must control in specification		√	Accept
6.8.3	Thermal press dirt	Thermal area tainted can not lead to short, OK, in through position, dirt area is smaller than 50%, OK.		√	accept
6.8.4	creases			√	Refer to limited sample

6.9 connection and other parts

order	item	description	MAJ	MIN	Accept standard
-------	------	-------------	-----	-----	-----------------

6.9.1	Specification un-matched	Connection and other components do not conform to drawing requirement	√		reject
6.9.2	Position and order	Solder position should consistent with the drawing .		√	reject
6.9.3	cosmetic	1. the body of our connect component and the PIN foot have solder-helping. 2. PIN connection PIN deformation bigger than PIN width 1/2.		√	reject

6.10 General visual

order	item	description	MAJ	MIN	Accept standard
6.10.1	Connect material	FPC golden figure or H/S,FFC out part of PIN leak copper or material, have damaged. FPC,FFC,COF,H/S connected material curved (except for original) . FPC、PCB golden figure bigger than 1PIN width. FPC/FFC material segment, crease exceed the specification.		√	reject
6.10.2	Protect defect	Protect film do not cover circuit totally (如 H/S, FFC, FPC) or not contact with interface, or add on PIN outer part.		√	reject
6.10.3	Visual dirty	The surface of end products have dirt, rubber, PCB/COB un-welding area has solder ball. The defective remark or label do not clean.		√	reject
6.10.4	Assembly black spot	Add backlight, taint and black spot		√	Refer to 6.3.1
6.10.5	Product remark	Model defer from approved remark and technique requirement、position, vague and leak.		√	reject
6.10.6	Inner product packing	Packing inconsistent with requirement, segment short, wrong amount. And inconsistent with shipment remark/ order demand.		√	reject

7. Reality test

Test item	Condition	Time(hrs)	Accept standard
high temp storage	70°C	120	Before and after test, function and cosmetic is qualified.
high temperature operating	60°C	120	
low temperature storage	-20°C	120	
low temperature operating	-10°C	120	
temperature& humidity test	40°C/ 90%RH	120	
temperature shock	-10°C ← 25°C → +60°C (30 min ← 5 min → 30min)	10 cycles	

Note: ①The customer should inform the special requirements on the reliability test to Orient Display when starting the project.

②For high/low temperature test under both storage and operating condition, the temperature is referer to the product specification.

③For temperature test $\pm 5^{\circ}\text{C}$ deviation could be accepted.

8. Packing

8.1 Product design must meet the requirement of packing design and check on delivery. Besides the product name, specification, model, quantity and date on the label, the quality chapter is necessary after checked by QA. Incomplete or mistake, is not qualified.

8.2 When the safety of the packing (earthquake, moisture-proof, anti-static, anti-squeezed) exist problem, not qualified.

8.3 When customer' s special requirement is confirmed and accepted by interior, carry it out and check on delivery.

8.4 Environment protected and unprotected products must have obvious distinguished remark. The present remark adopts "RoHS". If customer have special requirement, use the appointed remark or label.

9. Others

9.1 No-provision or compromised item, depend on two side agreement and limited prototype.